ADP5062CP-EVALZ Analog Devices, ADP5062CP-EVALZ Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADP5062CP-EVALZ
Manufacturer Part Number
ADP5062CP-EVALZ
Description
Power Management IC Development Tools ADP5062 Evaluation board
Manufacturer
Analog Devices
Type
Linear Regulators - Standardr
Series
ADP5062r
Datasheet
1.ADP5062CP-EVALZ.pdf
(44 pages)
Specifications of ADP5062CP-EVALZ
Rohs
yes
Product
Evaluation Boards
Tool Is For Evaluation Of
ADP5062
Input Voltage
4 V to 6.7 V
Description/function
Battery charger (isolated flyback)
Interface Type
I2C
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Output Current
2.1 A
Factory Pack Quantity
1
For Use With
ADP5062
ADP5062
Parameter
BATTERY ISOLATION FET
LDO AND HIGH VOLTAGE BLOCKING
THERMAL CONTROL
THERMISTOR CONTROL
JEITA1 Li-ION BATTERY CHARGING
Pin to Pin Resistance Between ISO_Sx
High Voltage Blocking FET (LDO FET)
SPECIFICATION DEFAULTS
Regulated System Voltage: V
Battery Supplementary Threshold
Regulated System Voltage
Load Regulation
Maximum Output Current
VINx Input Voltage, Good Threshold
VINx Falling
VINx Input Overvoltage Threshold
Hysteresis
VINx Transition Timing
Isothermal Charging Temperature
Thermal Early Warning Temperature
Thermal Shutdown Temperature
Thermistor Current
Thermistor Capacitance
Cold Temperature Threshold
Resistance Thresholds
Hot Temperature Threshold
JEITA Cold Temperature
JEITA Cool Temperature
JEITA Warm Temperature
and ISO_Bx
On Resistance
Rising
10,000 NTC
100,000 NTC
Cool to Cold Resistance
Cold to Cool Resistance
Resistance Thresholds
Resistance Thresholds
Resistance Thresholds
Resistance Thresholds
Hot to Typical Resistance
Typical to Hot Resistance
Cool to Cold Resistance
Cold to Cool Resistance
Typical to Cool Resistance
Cool to Typical Resistance
Warm to Typical Resistance
Typical to Warm Resistance
5
BAT
Low
Symbol
R
V
V
V
R
V
V
V
ΔV
T
T
T
T
T
I
I
C
T
R
R
T
R
R
T
R
R
T
R
R
T
R
R
NTC_10k
NTC_100k
VIN_RISE
VIN_FALL
LIM
SDL
SD
NTC_COLD
NTC_HOT
JEITA_COLD
JEITA_COOL
JEITA_WARM
DSON_ISO
ISO_SFC
THISO
ISO_STRK
DS(ON)HV
VIN_OK_RISE
VIN_OK_FALL
VIN_OV
COLD_FALL
COLD_RISE
HOT_FALL
HOT_RISE
COLD_FALL
COLD_RISE
TYP_FALL
TYP_RISE
WARM_FALL
WARM_RISE
NTC
VIN_OV
Min
3.6
3.2
0
4.214
3.75
6.7
10
10
20,500
2750
20,500
13,200
4260
Typ
54
3.8
3.4
5
4.3
−0.56
330
2.1
3.9
3.6
6.9
0.1
115
130
140
110
100
0
25,600
24,400
60
3700
3350
0
25,600
24,400
10
16,500
15,900
45
5800
5200
Rev. 0 | Page 4 of 44
Max
89
4.0
3.5
12
4.386
485
4.0
3.7
7.2
400
40
30,720
3950
30,720
19,800
6140
Unit
mΩ
V
V
mV
V
%/A
mΩ
A
V
V
V
V
µs
µs
°C
°C
°C
°C
μA
μA
pF
°C
Ω
Ω
°C
Ω
Ω
°C
Ω
Ω
°C
Ω
Ω
°C
Ω
Ω
Test Conditions/Comments
On battery supplement mode, VINx = 0 V,
4.2 V, I
VTRM[5:0] programming ≥ 4.00 V
VTRM[5:0] programming < 4.00 V
V
VSYSTEM[2:0] = 000 (binary) = 4.3 V, I
100 mA, LDO mode
I
I
V
Minimum rise time for VINx from 5 V to 20 V
Minimum fall time for VINx from 4 V to 0 V
T
T
No battery charging occurs
No battery charging occurs
No battery charging occurs
Battery charging occurs at 50% of programmed
level
Battery termination voltage (V
100 mV
ISO_Sx
VINx
J
J
ISO_Sx
ISO_Sx
rising
falling
= 500 mA
= 0 m A to 1500 mA
<
= 4.3 V, LDO mode
ISO_Bx
V
ISO_Bx
= 500 mA
, V
SYS
rising
2
TRM
Data Sheet
) is reduced by
ISO_Sx
V
ISO_Bx
=
=