MT46H8M32LFB5-5:H Micron Technology Inc, MT46H8M32LFB5-5:H Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT46H8M32LFB5-5:H
Manufacturer Part Number
MT46H8M32LFB5-5:H
Description
IC DDR SDRAM 256MBIT 90VFBGA
Manufacturer
Micron Technology Inc
Datasheet
1.MT46H16M16LFBF-5H.pdf
(96 pages)
Specifications of MT46H8M32LFB5-5:H
Format - Memory
RAM
Memory Type
Mobile DDR SDRAM
Memory Size
256M (8Mx32)
Speed
200MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
90-VFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT46H8M32LFB5-5:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
MT46H8M32LFB5-5:H TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Commands
Table 13: Truth Table – Commands
CKE is HIGH for all commands shown except SELF REFRESH and DEEP POWER-DOWN; all states and sequences not shown
are reserved and/or illegal
PDF: 09005aef834bf85b
256mb_mobile_ddr_sdram_t36n.pdf - Rev. H 11/09 EN
Name (Function)
DESELECT (NOP)
NO OPERATION (NOP)
ACTIVE (select bank and activate row)
READ (select bank and column, and start READ burst)
WRITE (select bank and column, and start WRITE burst)
BURST TERMINATE or DEEP POWER-DOWN (enter deep
power-down mode)
PRECHARGE (deactivate row in bank or banks)
AUTO REFRESH (refresh all or single bank) or SELF RE-
FRESH (enter self refresh mode)
LOAD MODE REGISTER
Notes:
A quick reference for available commands is provided in Table 13 and Table 14
(page 34), followed by a written description of each command. Three additional truth
tables (Table 15 (page 40), Table 16 (page 41), and Table 17 (page 44)) provide CKE
commands and current/next state information.
1. DESELECT and NOP are functionally interchangeable.
2. BA0–BA1 provide bank address and A[0:I] provide row address (where I = the most signif-
3. BA0–BA1 provide bank address; A[0:I] provide column address (where I = the most signif-
4. Applies only to READ bursts with auto precharge disabled; this command is undefined
5. This command is a BURST TERMINATE if CKE is HIGH and DEEP POWER-DOWN if CKE is
6. A10 LOW: BA0–BA1 determine which bank is precharged.
7. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
8. Internal refresh counter controls row addressing; in self refresh mode all inputs and I/Os
9. BA0–BA1 select the standard mode register, extended mode register, or status register.
icant address bit for each configuration).
icant address bit for each configuration); A10 HIGH enables the auto precharge feature
(nonpersistent); A10 LOW disables the auto precharge feature.
and should not be used for READ bursts with auto precharge enabled and for WRITE bursts.
LOW.
A10 HIGH: all banks are precharged and BA0–BA1 are “Don’t Care.”
are “Don’t Care” except for CKE.
33
CS#
H
L
L
L
L
L
L
L
L
256Mb: x16, x32 Mobile LPDDR SDRAM
RAS#
X
H
H
H
H
Micron Technology, Inc. reserves the right to change products or specifications without notice.
L
L
L
L
CAS#
X
H
H
H
H
L
L
L
L
WE#
H
H
H
H
X
L
L
L
L
©2008 Micron Technology, Inc. All rights reserved.
Bank/column
Bank/column
Bank/row
Address
Op-code
Code
X
X
X
X
Commands
Notes
4, 5
7, 8
1
1
2
3
3
6
9