MT48H16M16LFBF-75:H Micron Technology Inc, MT48H16M16LFBF-75:H Datasheet - Page 76

SDRAM 256M-BIT 1.8V 54-PIN VFBGA

MT48H16M16LFBF-75:H

Manufacturer Part Number
MT48H16M16LFBF-75:H
Description
SDRAM 256M-BIT 1.8V 54-PIN VFBGA
Manufacturer
Micron Technology Inc
Type
Mobile SDRAMr
Datasheet

Specifications of MT48H16M16LFBF-75:H

Format - Memory
RAM
Memory Type
Mobile SDRAM
Memory Size
256M (16Mx16)
Speed
132MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
54-VFBGA
Organization
16Mx16
Density
256Mb
Address Bus
15b
Access Time (max)
8/6ns
Maximum Clock Rate
133MHz
Operating Supply Voltage (typ)
1.8V
Package Type
VFBGA
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
1.95V
Operating Supply Voltage (min)
1.7V
Supply Current
80mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q4707290

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48H16M16LFBF-75:H
Manufacturer:
MICRON
Quantity:
5 000
Part Number:
MT48H16M16LFBF-75:H
Manufacturer:
MICRON
Quantity:
5 520
Part Number:
MT48H16M16LFBF-75:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H16M16LFBF-75:H
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
MT48H16M16LFBF-75:H
Quantity:
260
AUTO REFRESH Operation
PDF: 09005aef834c13d2
256mb_mobile_sdram_y36n.pdf - Rev. I 11/09 EN
The AUTO REFRESH command is used during normal operation of the device to refresh
the contents of the array. This command is nonpersistent, so it must be issued each
time a refresh is required. All active banks must be precharged prior to issuing an AUTO
REFRESH command. The AUTO REFRESH command should not be issued until the min-
imum
internal refresh controller. This makes the address bits “Don’t Care” during an AUTO
REFRESH command.
After the AUTO REFRESH command is initiated, it must not be interrupted by any exe-
cutable command until
NOP commands must be issued on each positive edge of the clock. The SDRAM re-
quires that every row be refreshed each
REFRESH command—calculated by dividing the refresh period (
rows to be refreshed—meets the timing requirement and ensures that each row is re-
freshed. Alternatively, to satisfy the refresh requirement a burst refresh can be em-
ployed after every
the number of rows to be refreshed at the minimum cycle rate (
t
RP is met following the PRECHARGE command. Addressing is generated by the
t
REF period by issuing consecutive AUTO REFRESH commands for
256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
t
RFC has been met. During
76
Micron Technology, Inc. reserves the right to change products or specifications without notice.
t
REF period. Providing a distributed AUTO
t
RFC time, COMMAND INHIBIT or
AUTO REFRESH Operation
©2008 Micron Technology, Inc. All rights reserved.
t
RFC).
t
REF) by the number of

Related parts for MT48H16M16LFBF-75:H