MT46V64M16P-75:A TR Micron Technology Inc, MT46V64M16P-75:A TR Datasheet - Page 38
![IC DDR SDRAM 1GBIT 7.5NS 66TSOP](/photos/7/22/72288/mfg557-66-tsop_sml.jpg)
MT46V64M16P-75:A TR
Manufacturer Part Number
MT46V64M16P-75:A TR
Description
IC DDR SDRAM 1GBIT 7.5NS 66TSOP
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr
Datasheet
1.MT46V256M4P-6TA_TR.pdf
(82 pages)
Specifications of MT46V64M16P-75:A TR
Format - Memory
RAM
Memory Type
DDR SDRAM
Memory Size
1G (64M x 16)
Speed
7.5ns
Interface
Parallel
Voltage - Supply
2.3 V ~ 2.7 V
Operating Temperature
0°C ~ 70°C
Package / Case
66-TSOP
Organization
64Mx16
Density
1Gb
Address Bus
16b
Access Time (max)
750ps
Maximum Clock Rate
266MHz
Operating Supply Voltage (typ)
2.5V
Package Type
TSOP
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.3V
Supply Current
250mA
Pin Count
66
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 27:
DESELECT
NO OPERATION (NOP)
LOAD MODE REGISTER (LMR)
PDF: 09005aef80a2f898/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 1Gb DDR: Rev. I, Core DDR: Rev. B 12/07 EN
CKE
H
H
L
L
n-1
CKE
Truth Table 5 – CKE
Notes 1–6 apply to the entire table; Notes appear below
H
H
L
L
n
Notes:
Current State
All banks idle
Bank(s) active
All banks idle
Power-down
Power-down
Self refresh
Self refresh
1. CKE
2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
3. COMMAND
4. All states and sequences not shown are illegal or reserved.
5. CKE must not drop LOW during a column access. For a READ, this means CKE must stay
6. Once initialized, including during self refresh mode, V
7. Upon exit of the self refresh mode, the DLL is automatically enabled. A minimum of 200
The DESELECT function (CS# HIGH) prevents new commands from being executed by
the DDR SDRAM. The DDR SDRAM is effectively deselected. Operations already in
progress are not affected.
The NO OPERATION (NOP) command is used to instruct the selected DDR SDRAM to
perform a NOP (CS# is LOW with RAS#, CAS#, and WE# are HIGH). This prevents
unwanted commands from being registered during idle or wait states. Operations
already in progress are not affected.
The mode registers are loaded via inputs A0–An (see "REGISTER DEFINITION" on page
46). The LMR command can only be issued when all banks are idle, and a subsequent
executable command cannot be issued until
clock edge.
MAND
HIGH until after the read postamble time (
write recovery time (
ified range.
clock cycles is needed before applying a READ command for the DLL to lock. DESELECT or
NOP commands should be issued on any clock edges occurring during the
n
is the logic state of CKE at clock edge n; CKE
n
.
n
is the command registered at clock edge n, and ACTION
See Table 22 on page 34
DESELECT or NOP
DESELECT or NOP
DESELECT or NOP
DESELECT or NOP
AUTO REFRESH
t
WR) has been met.
Command
X
X
38
n
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
RPST); for a WRITE, CKE must stay HIGH until the
t
MRD is met.
Precharge power-down entry
n-1
Active power-down entry
1Gb: x4, x8, x16 DDR SDRAM
Maintain power-down
Maintain self refresh
was the state of CKE at the previous
REF
Exit power-down
Self refresh entry
Exit self refresh
must be powered within the spec-
Action
©2003 Micron Technology, Inc. All rights reserved.
n
n
is a result of COM-
t
XSNR period.
Commands
Notes
7