MT46V64M16P-75:A TR Micron Technology Inc, MT46V64M16P-75:A TR Datasheet - Page 54
![IC DDR SDRAM 1GBIT 7.5NS 66TSOP](/photos/7/22/72288/mfg557-66-tsop_sml.jpg)
MT46V64M16P-75:A TR
Manufacturer Part Number
MT46V64M16P-75:A TR
Description
IC DDR SDRAM 1GBIT 7.5NS 66TSOP
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr
Datasheet
1.MT46V256M4P-6TA_TR.pdf
(82 pages)
Specifications of MT46V64M16P-75:A TR
Format - Memory
RAM
Memory Type
DDR SDRAM
Memory Size
1G (64M x 16)
Speed
7.5ns
Interface
Parallel
Voltage - Supply
2.3 V ~ 2.7 V
Operating Temperature
0°C ~ 70°C
Package / Case
66-TSOP
Organization
64Mx16
Density
1Gb
Address Bus
16b
Access Time (max)
750ps
Maximum Clock Rate
266MHz
Operating Supply Voltage (typ)
2.5V
Package Type
TSOP
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.3V
Supply Current
250mA
Pin Count
66
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Figure 26:
PDF: 09005aef80a2f898/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 1Gb DDR: Rev. I, Core DDR: Rev. B 12/07 EN
Consecutive READ Bursts
Notes:
Command
Command
Command
Address
Address
Address
DQS
DQS
DQS
CK#
CK#
CK#
DQ
DQ
DQ
CK
CK
CK
1. DO n (or b) = data-out from column n (or column b).
2. BL = 4 or BL = 8 (if BL = 4, the bursts are concatenated; if BL = 8, the second burst interrupts
3. Three subsequent elements of data-out appear in the programmed order following DO n.
4. Three (or seven) subsequent elements of data-out appear in the programmed order follow-
5. Shown with nominal
6. Example applies only when READ commands are issued to same device.
the first).
ing DO b.
Bank,
READ
Col n
Bank,
READ
Bank,
READ
Col n
Col n
T0
T0
T0
CL = 2
NOP
NOP
NOP
T1
T1
T1
CL = 2.5
t
AC,
CL = 3
t
DQSCK, and
54
Bank,
Bank,
Bank,
READ
Col b
Col b
Col b
READ
READ
T2
T2
T2
DO
n
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
DQSQ.
T2n
T2n
DO
n
T3
NOP
NOP
NOP
T3
T3
DO
1Gb: x4, x8, x16 DDR SDRAM
n
T3n
T3n
T3n
Transitioning Data
T4
NOP
T4
T4
NOP
NOP
©2003 Micron Technology, Inc. All rights reserved.
DO
b
T4n
T4n
T4n
DO
b
Operations
T5
T5
T5
NOP
NOP
NOP
DO
Don’t Care
b
T5n
T5n
T5n