TE28F640J3C115SL7HA Intel, TE28F640J3C115SL7HA Datasheet - Page 47

• Manufacturer Part Number: TE28F640J3C115SL7HA
• Description: IC FLASH 64MBIT 115NS 56TSOP
• Manufacturer: Intel

Specifications of TE28F640J3C115SL7HA

• Format - Memory: FLASH
• Memory Type: StrataFlash® FLASH
• Memory Size: 64M (8Mx8, 4Mx16)
• Speed: 115ns
• Interface: Parallel
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 56-TSOP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 860794

13.3
13.3.1
13.3.2
13.3.3
Datasheet
This two-step sequence of setup followed by execution ensures that block lock-bits are not
accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in SR.4 and
SR.5 being set. Also, a reliable clear block lock-bits operation can only occur when V
are valid. If a clear block lock-bits operation is attempted while V
will be set.
If a clear block lock-bits operation is aborted due to V
block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required
to initialize block lock-bit contents to known values.
Protection Register Program
The Intel StrataFlash
increase the security of a system design. For example, the number contained in the PR can be used
to “mate” the flash component with other system components such as the CPU or ASIC, preventing
device substitution.
The 128-bits of the PR are divided into two 64-bit segments. One of the segments is programmed at
the Intel factory with a unique 64-bit number, which is unalterable. The other segment is left blank
for customer designers to program as desired. Once the customer segment is programmed, it can be
locked to prevent further programming.
Reading the Protection Register
The Protection Register is read in the identification read mode. The device is switched to this mode
by issuing the Read Identifier command (0x90). Once in this mode, read cycles from addresses
shown in
the Read Array command (0xFF).
Programming the Protection Register
Protection Register bits are programmed using the two-cycle Protection Program command. The
64-bit number is programmed 16 bits at a time for word-wide configuration and eight bits at a time
for byte-wide configuration. First write the Protection Program Setup command, 0xC0. The next
write to the device will latch in address and data and program the specified location. The allowable
addresses are shown in
Flowchart” on page 67
Any attempt to address Protection Program commands outside the defined PR address space will
result in a Status Register error (SR.4 will be set). Attempting to program a locked PR segment will
result in a Status Register error (SR.4 and SR.1 will be set).
Locking the Protection Register
The user-programmable segment of the Protection Register is lockable by programming Bit 1 of
the PLR to 0. Bit 0 of this location is programmed to 0 at the Intel factory to protect the unique
device number. Bit 1 is set using the Protection Program command to program “0xFFFD” to the
PLR. After these bits have been programmed, no further changes can be made to the values stored
in the Protection Register. Protection Program commands to a locked section will result in a Status
Register error (SR.4 and SR.1 will be set). PR lockout state is not reversible.
Table 8
or
Table 21
®
memory (J3) includes a 128-bit Protection Register (PR) that can be used to
Table 8
retrieve the specified information. To return to read array mode, write
or
Table
21. See
Figure 26, “Protection Register Programming
PEN
or V
CC
PEN
transitioning out of valid range,
≤ V
PENLK
256-Mbit J3 (x8/x16)
, SR.3 and SR.5
CC
and V
PEN
47