MD8331-D2G-V3-X-P SanDisk, MD8331-D2G-V3-X-P Datasheet - Page 43

no-image

MD8331-D2G-V3-X-P

Manufacturer Part Number
MD8331-D2G-V3-X-P
Description
IC MDOC G4 2GB 69-FBGA
Manufacturer
SanDisk
Datasheet

Specifications of MD8331-D2G-V3-X-P

Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
2G (256M x 8)
Speed
33ns
Interface
Parallel
Voltage - Supply
2.5 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
69-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
585-1149-2
MD8831-D2G-V3-X-P
MD8832-D2G-V3-X-P

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
INTEL
Quantity:
480
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
M-SYSTEM
Quantity:
586
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
SanDisk
Quantity:
10 000
Part Number:
MD8331-D2G-V3-X-P/Y
Manufacturer:
SanDisk
Quantity:
10 000
7.11 Device ID Select Register
Description:
Address (hex): 100A
7.12 Configuration Register
Description:
Address (hex): 100E
43
Read/Write
Description
Reset Value
Read/Write
Description
Reset Value
Bit No.
Bit No.
6, 3-1
1-0
7-2
5-4
0
7
ID[1:0] (Identification). The device whose ID input pins/balls match the value of bits ID[0:1]
responds to read and write cycles to register space.
Reserved for future use.
VCCQ_3V: Reflects the level of VCCQ input.
0: VCCQ < 2.0V
1: VCCQ > 2.5V
Reserved for future use.
MAX_ID (Maximum Device ID). This field controls the Programmable Boot Block address
mapping when multiple devices are used in a cascaded configuration, using the ID[1:0]
inputs. It should be programmed to the highest ID value that is found by software in order to
map all available boot blocks into usable address spaces.
IF_CFG (Interface Configuration). Reflects the state of the IF_CFG input pin.
In a cascaded configuration, this register controls which device provides the
register space. The value of bits ID[0:1] is compared to the value of the ID
configuration input pins/balls. The device whose ID input matches the value of
bits ID[0:1] responds to read and write cycles.
This register indicates the current configuration of DiskOnChip G4. Unless
otherwise noted, the bits are reset only by a hardware reset, and not upon boot
detection or any other entry to Reset mode.
IF_CFG
Bit 7
Bit 7
X
0
R
RFU_0
Bit 6
Bit 6
0
0
Data Sheet (Preliminary) Rev. 0.3
Bit 5
Bit 5
0
0
MAX_ID
RFU_0
R/W
R
Bit 4
Bit 4
0
Description
Description
0
Bit 3
RFU
Bit 3
0
0
DiskOnChip G4 128MB (1Gb)/256MB (2Gb) 1.8V
Bit 2
Bit 2
0
0
RFU_0
R
Bit 1
Bit 1
0
0
ID[1:0]
R/W
92-DS-1105-00
VCCQ_3V
Bit 0
Bit 0
X
0

Related parts for MD8331-D2G-V3-X-P