MD8331-D2G-V3-X-P SanDisk, MD8331-D2G-V3-X-P Datasheet - Page 44

no-image

MD8331-D2G-V3-X-P

Manufacturer Part Number
MD8331-D2G-V3-X-P
Description
IC MDOC G4 2GB 69-FBGA
Manufacturer
SanDisk
Datasheet

Specifications of MD8331-D2G-V3-X-P

Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
2G (256M x 8)
Speed
33ns
Interface
Parallel
Voltage - Supply
2.5 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
69-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
585-1149-2
MD8831-D2G-V3-X-P
MD8832-D2G-V3-X-P

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
INTEL
Quantity:
480
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
M-SYSTEM
Quantity:
586
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
SanDisk
Quantity:
10 000
Part Number:
MD8331-D2G-V3-X-P/Y
Manufacturer:
SanDisk
Quantity:
10 000
7.13 Interrupt Control Register
Description:
Address (hex): 1010
44
Read/Write
Description
Reset Value
Read/Write
Description
Reset Value
Bit No.
13-8
5-0
7-6
14
ENABLE. For each bit in this field:
1: Enables the respective bit in the STATUS field of the Interrupt Status register to latch
0: Holds the respective bit in the STATUS field in the cleared state. To clear a pending
Reserved for future use.
MASK. For each bit in this field:
1: Enables the respective bit in the STATUS field of the Interrupt Status register to generate
0: Prevents the respective STATUS bit from generating an interrupt.
EDGE. Selects edge or level triggered interrupts:
0: Specifies level-sensitive interrupts in which the IRQ# output remains asserted until the
1: Specifies edge-sensitive interrupts in which the IRQ# output pulses low and return to
This 16-bit register controls how interrupts are generated by DiskOnChip G4, and
indicates which of the following five sources has asserted an interrupt:
0: Flash array is ready
1: Data protection violation
2: Reading or writing more flash data than was expected
3: BCH ECC error detected (this feature is provided to support multi-page DMA
4: Completion of a DMA operation
GMASK
activity and cause an interrupt if the corresponding MASK bit is set.
interrupt and re-enable further interrupts on that channel, the respective ENABLE bit
must be cleared and then set.
an interrupt by asserting the IRQ# output.
interrupt is cleared.
logic 1.
Bit 15
Bit 7
transfers)
0
0
RFU_0
R
EDGE
Bit 14
Bit 6
0
0
Data Sheet (Preliminary) Rev. 0.3
Bit 13
Bit 5
0
0
Bit 12
Bit 4
Description
0
0
R/W
Bit 11
Bit 3
0
0
DiskOnChip G4 128MB (1Gb)/256MB (2Gb) 1.8V
ENABLE
MASK
R/W
Bit 10
Bit 2
0
0
Bit 1
Bit 9
0
0
92-DS-1105-00
Bit 0
Bit 8
0
0

Related parts for MD8331-D2G-V3-X-P