MD8331-D2G-V3-X-P SanDisk, MD8331-D2G-V3-X-P Datasheet - Page 47

no-image

MD8331-D2G-V3-X-P

Manufacturer Part Number
MD8331-D2G-V3-X-P
Description
IC MDOC G4 2GB 69-FBGA
Manufacturer
SanDisk
Datasheet

Specifications of MD8331-D2G-V3-X-P

Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
2G (256M x 8)
Speed
33ns
Interface
Parallel
Voltage - Supply
2.5 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
69-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
585-1149-2
MD8831-D2G-V3-X-P
MD8832-D2G-V3-X-P

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
INTEL
Quantity:
480
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
M-SYSTEM
Quantity:
586
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
SanDisk
Quantity:
10 000
Part Number:
MD8331-D2G-V3-X-P/Y
Manufacturer:
SanDisk
Quantity:
10 000
7.17 DMA Control Register [1:0]
Description:
Address (hex): 1078/107A
47
Read/Write
Description
Reset Value
Read/Write
Description
Reset Value
Bit No.
11-7
6-0
12
13
14
15
SECTOR_COUNT. Specifies the number of 512-byte sectors to be transferred plus one.
Writing a value of 0 indicates a transfer of one sector. Reading a value of 0 indicates that
there is still one sector to be transferred). This field is decremented by DiskOnChip G4 after
reading the ECC checksum from each sector. In the event of an ECC error, this field
indicates the number of sectors remaining to be transferred.
Reserved for future use.
POLRTY (Polarity). Specifies the polarity of the DMARQ# output:
0: DMARQ# is normally logic -1 and falls to initiate DMA
1: DMARQ# is normally logic -0 and rises to initiate DMA
EDGE. Controls the behavior of the DMARQ# output:
1: DMARQ# pulses to the asserted state for 250 nS (typical) to initiate the block transfer.
0: DMARQ# switches to the active state to initiate the block transfer and returns to the
PAUSE. This bit is set in the event of an ECC error during a DMA operation. After reading
the ECC parity registers and correcting the errors, the software must clear this bit to resume
the DMA operation.
DMA_EN (DMA Enable). Setting this bit enables DMA operation.
DMA_EN
These two 16-bit registers specify the behavior of the DMA operation.
negated state at the beginning of the cycle in which the DCNT field of the ECC Control
register[0] reaches the value specified by the NEGATE_COUNT field of the DMA Control
register[1].
RFU_0
Bit 15
Bit 7
R
0
R
0
PAUSE
Bit 14
Bit 6
0
0
Data Sheet (Preliminary) Rev. 0.3
DMA Control Register [o]
EDGE
Bit 13
Bit 5
R/W
0
0
POLRTY
Bit 12
Bit 4
Description
0
0
SECTOR_COUNT
Bit 11
Bit 3
R/W
0
0
DiskOnChip G4 128MB (1Gb)/256MB (2Gb) 1.8V
Bit 10
Bit 2
0
0
RFU_0
R
Bit 1
Bit 9
0
0
92-DS-1105-00
Bit 0
Bit 8
0
0

Related parts for MD8331-D2G-V3-X-P