MD5811-D256-V3Q18-P SanDisk, MD5811-D256-V3Q18-P Datasheet - Page 53

no-image

MD5811-D256-V3Q18-P

Manufacturer Part Number
MD5811-D256-V3Q18-P
Description
IC MDOC P3 256MB 48-TSOP
Manufacturer
SanDisk
Datasheet

Specifications of MD5811-D256-V3Q18-P

Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
256M (32M x 8)
Speed
55ns
Interface
Parallel
Voltage - Supply
2.5 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
48-TSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MD5811-D256-V3Q18-P
Manufacturer:
M-SYSTEMS
Quantity:
20 000
Part Number:
MD5811-D256-V3Q18-P/Y
Manufacturer:
PULSE
Quantity:
47
Part Number:
MD5811-D256-V3Q18-P/Y
Manufacturer:
M-SYSTEMS
Quantity:
20 000
8.13 Output Control Register
Description:
Address (hex): 1014
50
Read/Write
Description
Reset Value
Bit No.
7-3
0
1
2
BUSY_EN (Busy Enable). Controls the assertion of the BUSY# output during a download
initiated by a soft reset.
1: Enables the assertion of the BUSY# output
0: Disables the assertion of the BUSY# output
Upon the assertion of the RSTIN# input, this bit will be set automatically and the BUSY#
output signal will be asserted until the completion of the download process.
PU_DIS (Pull-up Disable). Controls the pull-up resistors D[15:8] as follows:
1: Always disable the pull-ups
0: Enable the pull-ups when IF_CFG = 0
TURBO. Activates turbo operation.
0: DiskOnChip is used in normal operation, without improved access time. Output buffers
1. DiskOnChip is used in Turbo operation. Output buffers are enabled immediately after the
Reserved for future use.
This register controls the behavior of certain output signals. This register is reset
by a hardware reset, not by entering Reset mode.
Note: When multiple devices are cascaded, writing to this register will affect all
are enabled only after a long enough delay to guarantee that there will be no more than a
single transition on each bit.
assertion of OE# and CE#, resulting in improved access time. Read cycles from the
Programmable Boot Block may result in additional noise and power dissipation due to
multiple transitions on the data bus.
Bit 7
0
devices regardless of the value of the ID[1:0] inputs.
Bit 6
0
RFU_0
Bit 5
R
Data Sheet, Rev. 0.3
0
Bit 4
0
Description
Bit 3
0
Turbo
Bit 2
0
PU_DIS
Bit 1
R/W
0
Mobile DiskOnChip P3
93-SR-009-8L
BUSY_EN
Bit 0
1

Related parts for MD5811-D256-V3Q18-P