SDED5-002G-NCY SanDisk, SDED5-002G-NCY Datasheet - Page 26

• Manufacturer Part Number: SDED5-002G-NCY
• Description: IC MDOC H3 2GB FBGA
• Manufacturer: SanDisk

Specifications of SDED5-002G-NCY

• Format - Memory: FLASH
• Memory Type: FLASH - Nand
• Memory Size: 16G (2G x 8)
• Interface: Parallel
• Voltage - Supply: 1.65 V ~ 1.95 V
• Operating Temperature: -25°C ~ 85°C
• Package / Case: 115-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Speed: -

Rev. 1.3
3.2
3.2.1 Demux (NOR-Like) Interface
The host interface block provides an easy-to-integrate NOR-like (also SRAM and EEPROM-
like) interface to mDOC H3, enabling various CPU interfaces, such as a local bus, ISA bus, NOR
interface, SRAM interface, EEPROM interface or any other compatible interface. In addition, the
NOR-like interface enables direct access to the Programmable Boot Block to permit XIP
(Execute-In-Place) functionality during system initialization.
A1-A16 address lines enable access to the mDOC H3 128KB memory window. When migrating
from mDOC G3/G4/H1 without changing the PCB, thus using only A1-A12 address lines,
mDOC H3 exports 8KB memory window, like in mDOC G3/G4 and H1.
The Chip Enable (CE#), Write Enable (WE#) and Output Enable (OE#) signals trigger read and
write cycles. A write cycle occurs while both the CE# and the WE# inputs are asserted.
Similarly, a read cycle occurs while both the CE# and OE# inputs are asserted. Note that mDOC
H3 does not require a clock signal. The CE#, WE# and OE# signals trigger the controller (e.g.,
system interface block, bus control and data pipeline) and flash access.
The Reset-In (RSTIN#) and Busy (BUSY#) control signals are used in the reset phase.
The Interrupt Request (IRQ#) signal is used to indicate completion of assorted operations. Using
this signal frees the CPU to run other tasks, continuing read/write operations with mDOC H3
only after the IRQ# signal has been asserted and an interrupt handling routine (implemented in
the OS) has been called to return control to the DOC Driver.
The DMARQ# output is used to control DMA operations, and the CLK input is used to support
Burst operation when reading flash data. See Section 10.3 for further information.
3.2.2
In this configuration, the address and data signals are multiplexed. The AVD# input is driven by
the host AVD# signal, and the D[15:0] signals, used for both address inputs and data, are
connected to the host AD[15:0] bus. While AVD# is asserted, the host drives AD[15:0] with bits
[16:1] of the address.
This interface is automatically used when a falling edge is detected on AVD#. This edge must
occur after RSTIN# is de-asserted and before the first read or write cycle to the controller.
26
• Flash IF – Physical interface to the Flash Media.
• Power and Timing – Analog and clock circuits to provide power and timing for the
• Embedded CPU – Runs Embedded TrueFFS SW and mDOC H3 controller
Host Interface
Multiplexed Interface
H3 controller and flash.
firmware.
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
Theory of Operation
92-DS-1205-10