SDED5-512M-N9Y SanDisk, SDED5-512M-N9Y Datasheet - Page 42

no-image

SDED5-512M-N9Y

Manufacturer Part Number
SDED5-512M-N9Y
Description
IC MDOC H3 4GB 115-FBGA
Manufacturer
SanDisk
Datasheet

Specifications of SDED5-512M-N9Y

Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
4G (512M x 8)
Interface
Parallel
Voltage - Supply
1.65 V ~ 1.95 V
Operating Temperature
-25°C ~ 85°C
Package / Case
115-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Speed
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SDED5-512M-N9Y
Manufacturer:
SANDISK
Quantity:
18 390
Part Number:
SDED5-512M-N9Y
Manufacturer:
SANDISK
Quantity:
198
Part Number:
SDED5-512M-N9Y
Manufacturer:
SanDisk
Quantity:
10 000
Rev. 1.3
Read/Write
Bit Name
Reset Value
Read/Write
Bit Name
Reset Value
7.3.3 Paged RAM Unique ID Download Register
Description:
Address (hex): 0080 (both 8KB window and 128KB Window)
Type:
7.3.4 Chip Identification (ID) Register [0:1]
Description:
Address (hex): 128KB window: 9400 / 9422
Type:
7.3.5 Burst Mode Control Registers (Read & Write)
Description:
Address (hex): 128KB window: 9424 (Burst Read) / 9402 (Burst Write)
Type:
42
D7-D0
W
RFU_0
N/A
D15-D0
R
ChipID / ChipID inverse
Chip Identification Register[0]: 4833H
Chip Identification Register[1] – bit inverse: B7CCH
Writing to this 8 bit register initiates a download of the 16-byte Unique
Identification (UID) number to offset 0 of the downloadable section of the IPL
RAM. After polling for ready status, the requested data may be read from the
IPL RAM.
Writes to this register will be ignored if the prior bus cycle was not a write cycle
to the Paged RAM Command Register with data 71H (intervening RAM read
cycles are allowed).
Write
These two 16-bit registers are used to identify the mDOC device residing on the
host platform. They always return the same value.
Chip Identification Register [1] holds the bit inverse of Chip Identification
Register [0].
8KB window 1400 / 1422
Read only
These 16 bit registers contain the parameters for the burst transactions.
There is one register for burst write and one for burst read. The structure of both
registers is the same.
8KB window: 1424 (Burst Read) / 1402 (Burst Write)
Read / Write
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
mDOC H3 Registers
92-DS-1205-10

Related parts for SDED5-512M-N9Y