EPCS4SI8N Altera, EPCS4SI8N Datasheet - Page 28

IC CONFIG DEVICE 4MBIT 8-SOIC

EPCS4SI8N

Manufacturer Part Number
EPCS4SI8N
Description
IC CONFIG DEVICE 4MBIT 8-SOIC
Manufacturer
Altera
Series
EPCSr
Datasheet

Specifications of EPCS4SI8N

Programmable Type
In System Programmable
Memory Size
4Mb
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (0.154", 3.90mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1379-5
EPCS4SI8N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPCS4SI8N
Manufacturer:
ALTERA
Quantity:
750
Part Number:
EPCS4SI8N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EPCS4SI8N
Manufacturer:
XILINX
0
Part Number:
EPCS4SI8N
Manufacturer:
ALTERA
0
Part Number:
EPCS4SI8N
Manufacturer:
ST
0
Part Number:
EPCS4SI8N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EPCS4SI8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPCS4SI8N
0
Company:
Part Number:
EPCS4SI8N
Quantity:
50 000
Part Number:
EPCS4SI8N EPCS4N
Manufacturer:
ALTERA
0
3–28
Figure 3–19. Read Operation Timing
Configuration Handbook (Complete Two-Volume Set)
    
f
1
DCLK
DATA
ASDI
nCS
Add_Bit 0
Figure 3–19
operation.
Table 3–17
operation.
Table 3–17. Read Operation Parameters
Existing batches of EPCS1 and EPCS4 manufactured on 0.15 µm process geometry
support AS configuration up to 40 MHz. However, batches of EPCS1 and EPCS4
manufactured on 0.18 µm process geometry support only up to 20 MHz. EPCS16,
EPCS64, and EPCS128 are not affected.
For information about product traceability and transition date to differentiate
between 0.15 µm process geometry and 0.18 µm process geometry EPCS1 and EPCS4,
refer tothe Process Change Notification
Family.
f
t
t
t
t
RCLK
CH
CL
ODIS
nCLK2D
Symbol
t
nCLK2D
defines the serial configuration device timing parameters for read
Chapter 3: Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128) Data Sheet
Bit N
shows the timing waveform for the serial configuration device's read
Read clock frequency (from FPGA or
embedded processor) for read bytes
operation
DCLK high time
DCLK low time
Output disable time after read
Clock falling edge to data
Bit N 1
Parameter
PCN 0514: Manufacturing Changes on EPCS
t
CL
t
CH
Min
Bit 0
25
25
© December 2009
t
ODIS
Max
15
20
8
Timing Information
Altera Corporation
MHz
Unit
ns
ns
ns
ns

Related parts for EPCS4SI8N