ATA6836-PXQW Atmel, ATA6836-PXQW Datasheet
ATA6836-PXQW
Specifications of ATA6836-PXQW
ATA6836-PXSY
Available stocks
Related parts for ATA6836-PXQW
ATA6836-PXQW Summary of contents
Page 1
... SO28 or QFN24 Power Package 1. Description ® The Atmel ATA6836 is a fully protected hex half-bridge driver designed in Smart Power SOI technology, used to control up to six different loads by a microcontroller in automotive and industrial applications. Each of the six high-side and six low-side drivers is capable of driving currents up to 650mA ...
Page 2
... Figure 1-1. Block Diagram SO28 Input register Ouput register CLK INH Fault Detect Fault Detect 15, 16 OUT1 Atmel ATA6836 Serial interface Fault Fault Fault Fault Detect Detect Detect Detect Fault Fault Fault Fault Detect Detect Detect Detect 3, 4 13 OUT2 OUT3 ...
Page 3
... Fault Fault Fault Fault Detect Detect Detect Detect Fault Fault Fault Fault Detect Detect Detect Detect OUT2 OUT3 OUT4 OUT5 Atmel ATA6836 Charge pump protection Fault Detect Control logic Power on reset Fault Detect Thermal protection 20 OUT6 VCC 24 GND 16 GND 15 GND 7 GND ...
Page 4
... Serial data input; 5V CMOS logic level input with internal pull down; receives serial data from the control 26 DI device; DI expects a 16-bit control word with LSB being transferred first 27, 28 OUT6 Output 6; see pin 1 Atmel ATA6836 4 OUT5 1 28 OUT6 OUT5 2 ...
Page 5
... GND SENSE Ground; reference potential; internal connection to the lead frame; cooling tab 4952J–AUTO–03/11 5, 0.65mm pitch OUT4 SENSE 1 18 OUT4 OUT3 5 14 OUT3 SENSE YWW Date code (Y = Year above 2000 week number) ATAxyz Product name ZZZZZ Wafer lot number AL Assembly sub-lot number Atmel ATA6836 CLK CS GND SENSE NC VCC DO 5 ...
Page 6
... DI expects a 16-bit control word with LSB being transferred first 20 OUT6 Output 6; see pin 1 21 OUT6 SENSE Only for testability in final test 22 OUT5 SENSE Only for testability in final test 23 OUT5 Output 5; see pin Internal bond to GND Atmel ATA6836 6 = 2MHz) max 4952J–AUTO–03/11 ...
Page 7
... Open load detection (low = on) Programmable time delay for short circuit SCT (shutdown delay high/low = 12ms/1.5ms) Software inhibit; low = standby, high = normal operation SI (data transfer is not affected by standby function because the digital part is still powered) Atmel ATA6836 LS5 HS5 LS6 HS6 SCT OLD 9 ...
Page 8
... Bit 12 Bit 11 (SI) (SCT) (OLD) (HS6) (LS6 Atmel ATA6836 8 Output Data Protocol Output (Status) Register Function Temperature prewarning: high = warning TP (overtemperature shutdown see remark below) Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load ...
Page 9
... LS1-6 VS HS1-6 LS1-6 reset, the bit TP is reset. The TP bit can be read without jPW ) programmed by the short-circuit timer bit (SCT) is reached. Additionally, the dSd Atmel ATA6836 is lower than the open-load detection threshold j switch off j switch are reached. Simultaneously, an HS1-6 LS1-6 ® ...
Page 10
... Output voltage Junction temperature range Storage temperature range 5. Thermal Resistance Table 5-1. SO28 Parameter Test Conditions Junction pin Measured to GND Junction ambient Table 5-2. QFN24: Depends on the PCB-board Parameter Test Conditions Junction pin Junction ambient Atmel ATA6836 10 Pin SO28 Pin QFN24 Symbol ...
Page 11
... GND pins. j Symbol Pin SO28 Pin QFN24 < 5.25V, VCC 19 14 < 5.25V, VCC < 5.25V, VCC Atmel ATA6836 Min. Typ. Max. ( 4.75 5.25 VCC V V DI, CLK, –0 CLK T –40 +150 j Min. Typ. Max. ...
Page 12
... Type means 100% tested 100% correlation tested Characterized on samples Design parameter Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1ms. Atmel ATA6836 12 < 150°C; unless otherwise specified, all values refer to GND pins. j ...
Page 13
... VCC Atmel ATA6836 Symbol Min. Typ. Max. I –1400 –950 –650 HS1-6 I 650 950 1600 LS1-6 I –1600 –950 –650 HS1-6 t 0.9 1.5 2.1 dSd dSd I – ...
Page 14
... Input register bit 14 (SCT) = low CLK high time CLK low time CLK period time CLK setup time CLK setup time DI setup time DI hold time Atmel ATA6836 14 < 150°C; unless otherwise specified, all values refer to GND pins. j Pin SO28 Pin QFN24 24-26 17-19 24-26 ...
Page 15
... Figure 8-1. Serial Interface Timing Diagram with Item Numbers CLK 3 DI CLK DO Inputs DI, CLK, CS: High level = 0.7 Output DO: High level = 0.8 4952J–AUTO–03/ low level = 0 low level = 0 Atmel ATA6836 ...
Page 16
... Test pulse 40V vbmax 10. Application Circuit Figure 10-1. Application Circuit VCC S I Enable U5021M Watchdog Input register Ouput register CLK CS Fault Detect INH DO Fault VCC Detect Atmel ATA6836 16 Test Conditions ISO 7637-1 VDE 0879 Part 2 ESD S 5.1 ESD STM5.3 ESD STM5 ...
Page 17
... Only for the QFN24 versions: The sense pins OUTx SENSE can either be left open or can be connected to the adjacent OUTx pin. Never use the sense pins OUTx SENSE as power outputs. 4952J–AUTO–03/11 Atmel ATA6836 and V as close as possible to the power supply CC ...
Page 18
... Ordering Information Extended Type Number ATA6836-TIQY ATA6836C-TIQY ATA6836-PXQW ATA6836C-PXQW 12. Package Information 12.1 SO28 Package SO28 Dimensions in mm 0.4 1. Atmel ATA6836 18 Package Remarks SO28 Taped and reeled, Pb-free SO28 Taped and reeled, Pb-free QFN24 Taped and reeled, Pb-free QFN24 Taped and reeled, Pb-free 18 ...
Page 19
... QFN24 Package: QFN Exposed pad 3.6 x 3.6 (acc. JEDEC OUTLINE No. MO-220) Dimensions in mm Not indicated tolerances ±0. Drawing-No.: 6.543-5122.01-4 Issue: 1; 15.11.05 4952J–AUTO–03/11 0.9 ±0.1 +0 0.05 -0. 0.65 nom. 3.25 Atmel ATA6836 5 3 technical drawings according to DIN specifications ...
Page 20
... Atmel ATA6836 20 History Section 10.1 “Application Notes” on page 17 changed Table 2-1 “Pin Description SO28” on page 4 changed Ordering Information page 19 changed Section 7 “Electrical Characteristics” numbers 5.10 and 5.11 on page 13 changed Section 7 “Electrical Characteristics” number 1.2 on page 11 changed Put datasheet in a new template Section 4 “ ...
Page 21
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellec- tual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICU- LAR PURPOSE, OR NON-INFRINGEMENT ...