L9848 STMicroelectronics, L9848 Datasheet
L9848
Specifications of L9848
Available stocks
Related parts for L9848
L9848 Summary of contents
Page 1
... Ground disconnection for high side configured outputs Description The L9848 highly flexible monolithic medium current output driver that incorporates 2 dedicated low side outputs (outputs 7-8) and 6 outputs that can be used as either internal low or high side drives in any combination (outputs 1-6). ...
Page 2
... DRN1-6 susceptibility to negative voltage transients . . . . . . . . . . . . . . . . 18 3.10 Thermal shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 3.11 Charge pump usage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2/27 DC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Output 1 Output 5 Output7 Serial data output (DO Serial data input (DI Chip select (CS Serial clock (SCLK Initial fault register SPI Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Incandescent lamp outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Low side drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 High side drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 L9848 ...
Page 3
... L9848 3.12 Waveshaping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 3.13 POR register initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 3.14 Abnormal voltage conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 3.14.1 3.14.2 3.14.3 3.14.4 4 Functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5 Application examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 7 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Reverse Battery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Maximum negative transients . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Ground offsets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Loss of ground operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Contents 3/27 ...
Page 4
... Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Table 3. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Table 4. Operation conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Table 5. Thermal data Table 6. Electrical characteristcs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 7. AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Table 8. Bit command register definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Table 9. Command register logic definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Table 10. Fault register definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Table 11. Fault logic definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Table 12. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 4/27 L9848 ...
Page 5
... Figure 9. L9848 as mirror axis control motor drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 10. L9848 as mirror motor and bulb driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 11. L9848 as window lift relay and mirror motor driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Figure 12. L9848 as bipolar stepper motor driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Figure 13. L9848 driving approach for 3 bipolar stepper-motors in sequential mode for climate applications as window lift relay and mirror motor driver Figure 14 ...
Page 6
... DRN8 3 SRC2 4 DRN2 5 SRC1 6 DRN1 7 N.C. 8 IN6 9 SRC6 10 DRN6 11 N.C. 12 N.C. 13 SCLK 14 SO-28 DRN1 SRC1 DRN2 SRC2 DRN3 SRC3 DRN4 SRC4 DRN5 SRC5 DRN6 SRC6 DRN7 DRN8 Page 9 ® N.C. 26 DRN7 25 SCR4 24 DRN4 23 SRC3 22 DRN3 21 N.C. 20 IN5 19 SRC5 18 DRN5 17 N. L9848 ...
Page 7
... L9848 Table 2. Pin description N° DRN8 4 SRC2 5 DRN2 6 SRC1 7 DRN1 SRC6 11 DRN6 SCLK DRN5 19 SRC5 DRN3 23 SRC3 24 DRN4 25 SRC4 26 DRN7 27 28 Pin GND Analog ground VDD 5V supply input Drain of low side driver #8 Source of configurable driver #2 Drain of configurable driver #2 Source of configurable driver #1 ...
Page 8
... Once the condition is returned to within the specified maximum rating or the power is re-cycled, the part will recover with no damage or degradation. Parameter Supply voltage Battery supply voltage Output current (channel 1-8) Junction temperature L9848 Value Unit -0.3 to 7.0 V -0.3 to 7.0 V -0.3 to 7.0 V -13 ...
Page 9
... L9848 2.3 Thermal data Table 5. Thermal data Symbol th(j-a) R th(j- With 6cm on board heatsink area. 2.4 Electrical characteristcs 2.4.1 DC characteristics Table 6. Electrical characteristcs (T = -40°C to 150° specified) Symbol Parameter V IN5,6(ih) IN5, 6 input voltage V IN5,6(il) I IN5,6(il) IN5, 6 input current I IN5,6(ih) V CS(ih) ...
Page 10
... V Batt– 45 -36 -31 -27 0.9V 1. 0.65V D 0.55V DD D 2.0 1.5 1.5 1.0 1.3 155 185 5 15 3.40 4.50 0.4 0.8 L9848 Unit µA µA µA µA µA µA µA µ ° ...
Page 11
... L9848 2.4.2 AC characteristics Table 7. AC characteristics ( °C to 150 ° specified) Symbol Parameter Slew rate (low side) t Turn on DRN1-8slewon t Turn off DRN1-8slewoff Delay time (low side) t Turn on DRN1-8delon t Turn off DRN1-8deloff t Delta DRN1-8deloffon Slew rate (high side) t Turn on SRC1-6slewon t Turn off SRC1-6slewoff ...
Page 12
... IN1- are available on wafer only. 12/ 4 kΩ DOdis 1 kΩ batt 600 Ω DRN1 Low Side Configuration IN1-8* 90% OUT1-8 10% t DRN1-8slewon t DRN1-8delon 90% OUT1-6 10% t SRC1-6slewoff t SRC1-6deloff DO High Side Configuration SRC1 600 Ω IN1-8* 90% OUT1-8 10% t DRN1-8slewoff t DRN1-8deloff 90% OUT1-6 10% t SRC1-6slewon t SRC1-6delon L9848 ...
Page 13
... L9848 Figure 6. SPI input/output slew ratest 90% 10% Figure 7. SPI timing diagram CS SCLK SCLKwid t t SCLKlm SCLK 90% t SCLKrise 10 CSfall t 10% CSrise 90 10% DOrise t CSlead t t DOacc DOhold t DOset Fault MSB Bits Fault LSB t DIsus t DIhs MSB In Bit Bit Electrical specifications SCLKhm ...
Page 14
... Multiple L9848s may be daisy-chained with one additional microprocessor I/O port (CSn) for each device. The implemented self-configuration allows the user to connect a high or low side load to any of these outputs and the L9848 will drive them correctly as well as provide proper fault mode operation with no other needed inputs. This device switch variable load currents within the operation temperature range ...
Page 15
... Main power input (VDD) The VDD input is the primary power source of the L9848. This supply is used as the power source for all of its logic circuitry and other miscellaneous functions. Notice that if the L9848 is interfaced to a processor operating with a lower voltage (e.g. 3.0 VDC), the microprocessor inputs connected to the L9848 will swing from ...
Page 16
... Serial data input (DI) This input takes data from the digital controller while CS is HIGH. The L9848 accepts an 8bit data stream to command the outputs ON or OFF. By definition, the MSB (Table 1) is the first bit of each byte received on DI and the LSB is the last bit of each byte received on DI, once CS transitions from a logic " ...
Page 17
... L9848 3.6 SPI DI input command register An input byte (8 bits) is routed to the Command Register. The content of this Command Register is given in around to the DO pin will go low before a complete reception of the current byte, this just transmitted byte will be ignored Table 8. Bit command register definition ...
Page 18
... Initial fault register SPI Cycle After initial application of VDD to the L9848, the fault register is "Cleared" by the POR circuitry during the initial SPI cycle, and all subsequent cycles, valid fault data will be clocked out of DO (fault bits). The bits that are "Set" indicate which particular output(s) have a fault condition ...
Page 19
... Note: Due to the design of the L9848 each output's thermal limit "may not" be truly independent to the extent that if one output is shorted, it may impact the operation of other outputs (due to lateral heating in the die). The user may be required to monitor the fault bits periodically fault bit is " ...
Page 20
... L9848 ground and any other module interfacing with it of -0.5V to 1.0V or ±VAC (10-200Hz). 3.14.4 Loss of ground operation Any outputs are protected to become active in case of lost ground of the L9848 module with the supply is still applied. 20/27 L9848 ...
Page 21
... L9848 4 Functional block diagram Figure 8. L9848 with external components + 0.01μF FROM CPU TO CPU (FAN OUT CAP 50nF) DRN1 7 SRC1 6 DRN1 7 SRC1 6 DRN2 5 SRC2 4 DRN2 5 SRC2 4 DRN3 SRC3 23 DRN3 22 SRC3 23 IN5 20 DRN4 IN6 24 9 SRC4 DRN4 SCLK 24 14 SRC4 DRN7 26 DRN8 ...
Page 22
... Application examples 5 Application examples Figure 9. L9848 as mirror axis control motor drivers SCK SDI SDO CS PWM IN5 PWM IN6 Figure 10. L9848 as mirror motor and bulb driver SCK SDI SDO CS PWM IN5 PWM IN6 22/27 Vbatt Vdd 5V SPI + Data Interface Gate Driver Inter- ...
Page 23
... L9848 Figure 11. L9848 as window lift relay and mirror motor driver Vdd 5V SCK SDI + Data SDO Interface CS PWM IN5 PWM IN6 Figure 12. L9848 as bipolar stepper motor driver SCK SDI SDO CS PWM IN5 PWM IN6 Vbatt SPI Gate Driver Inter- face GND Vdd 5V ...
Page 24
... Application examples Figure 13. L9848 driving approach for 3 bipolar stepper-motors in sequential mode for climate applications as window lift relay and mirror motor driver SPI 24/27 Stepper-Motor 1 active L9848 disabled disabled L9848 disabled disabled L9848 ...
Page 25
... L9848 6 Package information In order to meet environmental requirements, ST (also) offers these devices in ECOPACK packages. ECOPACK is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK trademark. ECOPACK specifications are available at: www.st.com. ...
Page 26
... Revision history 7 Revision history Table 12. Document revision history Date 12-Jul-2003 18-Nov-2008 26/27 Revision 4 Initial release. Document reformatted. Updated Table 2: Pin 5 Updated Figure 8: L9848 with external Updated Section 6: Package information on page Changes description. components. 25. L9848 ...
Page 27
... L9848 Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...