ISL6271ACRZ Intersil, ISL6271ACRZ Datasheet

IC REG PMIC 1BUCK 2LDO 20QFN

ISL6271ACRZ

Manufacturer Part Number
ISL6271ACRZ
Description
IC REG PMIC 1BUCK 2LDO 20QFN
Manufacturer
Intersil
Datasheet

Specifications of ISL6271ACRZ

Applications
Processor
Current - Supply
380µA
Voltage - Supply
2.76 V ~ 5.5 V
Operating Temperature
-25°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-QFN
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6271ACRZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6271ACRZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6271ACRZT
Manufacturer:
INFN
Quantity:
5 195
Integrated XScale Regulator
The ISL6271A is a versatile power management IC (PMIC)
designed for the Xscale type of processors. The device
integrates three regulators, two fault indicators and an I
bus for communication with a host microprocessor. Two of
the three regulators function as low power, low drop out
regulators, designed to power SRAM and phase-lock loop
circuitry internal to the Xscale processor. The third regulator
uses a proprietary switch-mode topology to power the
processor core and facilitate Dynamic Voltage Management
(DVM), as defined by Intel.
Since power dissipation inside a microprocessor is
proportional to the square of the core voltage, Intel XScale
processors implement DVM as a means to more efficiently
utilize battery capacity. To support this power saving
architecture, the ISL6271A integrates an I
communication with the host processor. The processor, acting
as the bus master, transmits a “voltage level” and “voltage
slew rate” to the ISL6271A appropriate to the processing
requirements; higher core voltages support higher operating
frequencies and code execution. The bus is fully compliant
with the Phillips® I
and fast data transmission modes. Alternatively, the output of
the core regulator can be programmed in 50mV increments
from 0.85V to 1.6V using the input Voltage ID (VID) pins. All
three regulators share a common enable pin and are
protected against overcurrent, over temperature and
undervoltage conditions. When disabled via the enable pin,
the ISL6271A enters a low power state that can be used to
conserve battery life while maintaining the last programmed
VID code and slew rate. An integrated soft-start circuit
transitions the ISL6271A output voltages to their default
values at a rate determined by an external soft-start capacitor.
Pinout
SDA/VID1
SCL/VID0
VIDEN
VID2
VCC
ISL6271A (4x4 QFN) TOP VIEW
1
2
3
4
5
2
C protocol and supports both standard
20
6
19
7
®
1
18
8
17
9
Data Sheet
16
10
2
Intel® is a registered trademark of Intel Corporation. All other trademarks mentioned are the property of their respective owners.
C bus for
15
14
13
12
11
LVCC
VPLL
VSRAM
FB
VOUT
2
1-888-INTERSIL or 321-724-7143
C
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Three Voltage Regulators (1 Buck, 2 LDOs)
• High-Efficiency, fully-Integrated synchronous buck
• 800mA DC output current for the buck regulator
• Proprietary ‘Synthetic Ripple’ Control Topology
• Greater than 1MHz Switching Frequency
• Diode emulation for light load efficiency
• I
• Optional fixed 4-bit VID-control in lieu of DVM
• Small Output Inductor and Capacitor
• Battery Fault signal
• Input Supply Voltage Range: 2.76V-5.5V
• 4x4 mm QFN Package:
• Pb-free Available (RoHS Compliant)
Applications
• PDA
• Cell Phone
• Tablet Devices
• Embedded Processors
Related Literature
• Technical Brief TB379 “Thermal Characterization of
• Technical Brief TB389 “PCB Land Pattern Design and
• Application Note AN1139 “Setup Instruction for the
Ordering Information
ISL6271ACR
ISL6271ACRZ (Note)
*Add “-T” suffix for tape and reel.
NOTE: Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both
SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J STD-020C.
regulator with DVM
- Compliant to JEDEC PUB95 MO-220
- Near Chip Scale Package footprint, which improves
Packaged Semiconductor Devices”
Surface Mount Guidelines for QFN Packages“
ISL6271 Evaluation Kit”
2
PART NUMBER*
C Interface Module for DVM from 0.85V to 1.6V
QFN - Quad Flat No Leads - Package Outline
PCB efficiency and has a thinner profile
October 8, 2004
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2004. All Rights Reserved
RANGE (°C)
-25 to 85
-25 to 85
TEMP.
20 Ld 4x4 QFN L20.4x4
20 Ld 4x4 QFN
PACKAGE
(Pb-free)
ISL6271A
FN9171.1
L20.4x4
DWG. #
PKG.

Related parts for ISL6271ACRZ

ISL6271ACRZ Summary of contents

Page 1

... ISL6271 Evaluation Kit” Ordering Information 16 LVCC 15 PART NUMBER* ISL6271ACR 14 VPLL ISL6271ACRZ (Note) VSRAM *Add “-T” suffix for tape and reel. VOUT 11 NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate ...

Page 2

Regulator Block Diagram LVCC EN PVCC SCL (VID SDA (VID 1) STATIC VID2 VID VID3 LOGIC VIDEN Functional Block Diagram PGOOD VIDEN SCL/VID0 SDA/VID1 VID2 OV VID3 UV VOUT DAC EN SOFT ERROR AMP ...

Page 3

Absolute Maximum Ratings (PVCC, VCC, LVCC) to GND .7V PHASE to PGND . ...

Page 4

Electrical Specifications Operating Conditions, Unless Otherwise Noted shown in Figure 19, Typical Application Circuit: Vout = 1.6V, I PARAMETER Output Tolerance Maximum Average Output Current Current Limit Line Regulation Load Regulation Undervoltage Threshold Start-Up Time SYSTEM Supply Current ...

Page 5

... Typical Operating Performance Test results from the Intersil ISL6271A Customer Reference Board (CRB). Output filter on switcher made 4.7µH drumcore with 100mΩ of DCR and an output capacitance of 10µF. X5R; Rcomp = 50kΩ, Vin = 3.6V unless otherwise noted. 1.094 1.093 1.092 1 ...

Page 6

... Typical Operating Performance Test results from the Intersil ISL6271A Customer Reference Board (CRB). Output filter on switcher made 4.7µH drumcore with 100mΩ of DCR and an output capacitance of 10µF. X5R; Rcomp = 50kΩ, Vin = 3.6V unless otherwise noted. DATA CLK Vout = 0.85 to 1.6V 5mV/µs, 40µs/DIV 2 FIGURE 8 ...

Page 7

... Typical Operating Performance Test results from the Intersil ISL6271A Customer Reference Board (CRB). Output filter on switcher made 4.7µH drumcore with 100mΩ of DCR and an output capacitance of 10µF. X5R; Rcomp = 50kΩ, Vin = 3.6V unless otherwise noted. VOUT PGOOD PHASE Forced PGOOD fault ...

Page 8

... VID pins. The slew rate is always fixed by the soft-start capacitor. Core Regulator Output The ISL6271A core regulator is a synchronous buck regulator that employs an Intersil proprietary switch-mode topology known as Synthetic Ripple Regulation (SRR). The SRR architecture is a derivative of the conventional hysteretic-mode regulator without the inherent noise sensitivities and dependence on output capacitance ESR ...

Page 9

TABLE 2. SLEW RATE-SET BIT DATA BYTE Soft-Start and Slew Rate ...

Page 10

BBAT The BBAT pin is an input voltage to the ISL6271A that supports the BFLT# indicator function as described above. When the main battery is absent inadequate potential, the BBAT input voltage supplies power to support the BFLT# ...

Page 11

I C SEND BYTE PROTOCOL START SLAVE ADDRESS COMMAND BYTE RECEIVE BYTE PROTCOL S 0 ...

Page 12

... To minimize ripple current and preserve transient response, Intersil recommends an output inductor between 3.3µH and 4.7µH. Higher values of inductance will minimize the risk of tripling the over-current minimum threshold of 950mA. ...

Page 13

Light Load Operation - DCM A light load is defined when the output inductor ripple current reaches zero before the next switching cycle. Under this condition, the ISL6271A synchronous rectifier will turn off emulating a diode to prevent negative inductor ...

Page 14

... SRAM power domains and should be connected to the ISL6271A enable pin. The SYS_EN pin is responsible for enabling the system regulator. Figure 25 illustrates one possible configuration using the Intersil EL7536 to power five of the 10 domains. NOTE: Intel warns that an improper power sequence can damage the processor ...

Page 15

... ISL6292 data sheet - Battery Charger [2] EL7536 data sheet - System regulator BFLT# [3] C-Code examples for PWR_I2C bus communication - Intersil support documentation available upon request. [4] PHILLIPS I [5] http://www.semiconductors.philips.com/buses/i2c/ [6] Technical Brief TB389 “PCB Land Pattern Design and Surface Mount Guidelines for MLF Packages” ...

Page 16

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Related keywords