IR3523MTRPBF International Rectifier, IR3523MTRPBF Datasheet - Page 33

• Manufacturer Part Number: IR3523MTRPBF
• Description: IC XPHASE3 CTLR VR11.1 40-MLPQ
• Manufacturer: International Rectifier
• Series: XPhase3™r

Specifications of IR3523MTRPBF

• Applications: Processor
• Current - Supply: 10mA
• Voltage - Supply: 4.75 V ~ 7.5 V
• Operating Temperature: 0°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: 40-MLPQ
• Ic Function: Dual Output Control IC
• Supply Voltage Range: 4.75V To 7.5V
• Operating Temperature Range: 0°C To +150°C
• Digital Ic Case Style: MLPQ
• No. Of Pins: 40
• Controller Type: XPhase
• Rohs Compliant: Yes
• Package: 40-Lead MLPQ
• Circuit: X-Phase Control IC
• Switch Freq (khz): 250kHz to 1.5MHz
• Pbf: PbF Option Available
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

LAYOUT GUIDELINES
The following layout guidelines are recommended to reduce the parasitic inductance and resistance of the PCB
layout, therefore minimizing the noise coupled to the IC.
•
•
•
•
•
•
•
•
Dedicate at least one middle layer for a ground plane LGND.
Connect the ground tab under the control IC to LGND plane through a via.
Place VCCL decoupling capacitor VCCL as close as possible to VCCL and LGND pins.
Place the following critical components on the same layer as control IC and position them as close as possible
to the respective pins, R
Place the compensation components on the same layer as control IC and position them as close as possible to
EAOUT, FB, VO and VDRP pins. Avoid using any via for the connection.
Use Kelvin connections for the remote voltage sense signals, VOSNS+ and VOSNS-, and avoid crossing over
the fast transition nodes, i.e. switching nodes, gate drive signals and bootstrap nodes.
Avoid analog control bus signals, VDAC, IIN, and especially EAOUT, crossing over the fast transition nodes.
Separate digital bus, CLKOUT, PHSOUT and PHSIN from the analog control bus and other compensation
components.
Page 33 of 37
OSC
, R
OCSET
, R
VDAC
, C
VDAC
, and C
SS/DEL
. Avoid using any via for the connection.
June 20, 2008
IR3523