LM96194CISQ/NOPB National Semiconductor, LM96194CISQ/NOPB Datasheet
LM96194CISQ/NOPB
Specifications of LM96194CISQ/NOPB
Related parts for LM96194CISQ/NOPB
LM96194CISQ/NOPB Summary of contents
Page 1
... TruTherm ™ trademark of National Semiconductor Corporation. Intel Corporation ™ trademark of Intel Corporation. Pentium ™ trademark of Intel Corporation. AMD ™ registered trademark of Advanced Micro Devices, Inc. ...
Page 2
Ordering Information Order Number NS Package Number LM96194CISQ SQA48A LM96194CISQX SQA48A 6.0 Block Diagram The block diagram of LM96194 hardware is illustrated below. The hardware implementation is a single chip ASIC solution. www.national.com Transport media 250 units in rail ...
Page 3
Application The system diagram show in Figure 1 workstation example single processor FIGURE 1. Workstation Management 3 20194405 www.national.com ...
Page 4
Connection Diagram www.national.com 56 Pin TSSOP NS Package NSQ48A Top View NS Order Numbers: LM96194CISQ (250 units per rail), or LM96194CISQX (2500 units per tape-and-reel) 4 20194402 ...
Page 5
Pin Descriptions Symbol Pin # Type PROCHOT 1 Digital I/O (Open- Drain) GND 2 Ground GND 3 Ground GND 4 Ground GND 5 Ground GND 6 Ground GPIO_0/TACH1 7 Digital I/O (Open- Drain) GPIO_1/TACH2 8 Digital I/O (Open- Drain) ...
Page 6
Symbol Pin # Type RESET 21 Digital I/O (Open- Drain) AGND 22 GROUND Input REMOTE1− 23 Remote Thermal Diode_1- Input (CPU THERMDC) REMOTE1a+ 24 Remote Thermal Diode_1a+ I/O (CPU THERMDA1) REMOTE2− 25 Remote Thermal Diode_2 - Input REMOTE2a+ 26 Remote ...
Page 7
Symbol Pin # Type AD_IN6 35 Analog Input (Mem_Vtt) AD_IN7 36 Analog Input (Gbit_Core) AD_IN8 37 Analog Input (-12V) Address Select 38 3 level analog input 3.3V SB (AD_IN8) 39 POWER (V standby power GND 40 Ground PWM1 41 Digital ...
Page 8
LVDS Low-Voltage Differential Signaling LUT Look-Up Table Mb Megabit MB Megabyte MP Multi-processor MSb Most Significant Bit MSB Most Significant Byte MTBF Mean time between failures MTTR Mean time to repair NIC Network Interface Card (Ethernet Card) OS Operating system ...
Page 9
Note: 100 pF cap across each thermal diode is optional and should be placed close to the LM96194, if used. The maximum capacitance between thermal diode pins is 300 pF. Thermal diode recommended implementation 9 20194407 www.national.com ...
Page 10
Functional Description The LM96194 provides 9 channels of voltage monitoring, 4 remote thermal diode monitors, an internal/local ambient tem- perature sensor, a PROCHOT monitor, 4 fan tachometers, 8 GPIOs, THERMTRIP monitor for masking error events, 1 sets of 7 ...
Page 11
Zone Description Zone 1a Processor 1 remote diode 1 (REMOTE1a+, REMOTE1−) Zone 1b Processor 1 remote diode 2 (REMOTE1b+, REMOTE1–) Zone 2a MMBT3904 remote diode 1 (REMOTE2a+, REMOTE2−) Zone 2b MMBT2904 remote diode 2 (REMOTE2b+, REMOTE2–) Zone 3 Internal LM96194 ...
Page 12
Scal- ing is accomplished by using internal resistor dividers, except for the ±12V. The typical input resistance of these inputs is 200 k ohms. Input voltages are converted by ...
Page 13
RECOMMENDED EXTERNAL SCALING RESISTORS FOR +12V POWER RAILS The +12V inputs require external scaling resistors. The resis- tors need to scale 12V down to 0.927V. FIGURE 2. Required External Scaling Resistors for +12V Power Input To calculate the required ...
Page 14
Value Register -12.2438 55 -12.2191 56 -12.1944 57 -12.1697 58 -12.1450 59 -12.1203 60 -12.0956 61 -12.0709 62 -12.0462 63 -12.0215 64 -11.9968 65 -11.9721 66 -11.9474 67 -11.9228 68 -11.8981 69 -11.8734 70 -11.8487 71 -11.8240 ...
Page 15
Transient VID values caused by line-to-line skew are ignored by the LM96194. See the VRM/VRD specifications for the worst case line-to-line skew. The LM96194 averages the VID values over a sampling win- dow to determine the average voltage that the ...
Page 16
PROCHOT BACKGROUND INFORMATION PROCHOT is an output from a processor that indicates that the processor has reached a predetermined temperature trip point. At this trip point the processor can be programmed to lower its internal operating frequency and/or lower ...
Page 17
FAN SPEED MEASUREMENT The fan tach circuitry measures the period of the fan pulses by enabling a counter for two periods of the fan tach signal. The accumulated count is proportional to the fan tach period and inversely proportional ...
Page 18
GPIO and GPI PINS The LM96194 has 8 GPIO pins than can act as either as gen- eral purpose inputs or outputs and 1 GPI pin that can act as general purpose input. Each can be configured and controlled ...
Page 19
Pulling the Reset pin low does not reset the SMBus state machine. If the LM96194 SMBDAT pin is low during a system reset, the LM96194’s state machine timeouts and resets au- tomatically. If the LM96194’s SMBDAT pin is high ...
Page 20
Write Operations The LM96194 supports the following SMBus write protocols. 14.5.3.1 Write Byte In this operation the master device sends an address byte and one data byte to the slave device, as follows: 1. The master device asserts a ...
Page 21
S Slave W A Comman Address d F0h (Block Write) Special Notes 1. Any attempts to write to bytes beyond normal address space are acknowledged by the LM96194 but are ignored. 2. Block writes do not ...
Page 22
Read Operations The LM96194 uses the following SMBus read protocols. 14.5.4.1 Read Byte In the LM96194, the read byte protocol is used to read a single byte of data from a register. In this operation the master device receives ...
Page 23
The master receives byte 1 and then asserts ACK. 13. The master receives byte 2 and then asserts ACK. 14. The master receives N-3 data bytes, and asserts ACK for each one. 15. The master receives data byte N ...
Page 24
S Slave W A Block Address Read Comman d Code (F1h … Block A S Slave Read Address Command Code (F1h) Special Notes: 1. Steps 9 through 19 can be repeated to read ...
Page 25
Block Reads The LM96194 supports block reads. The following sequence of events occur in this transaction: 1. The master sends a START to start this transaction . 2. The master send 7-bit slave ...
Page 26
The board designer may apply a 10 kΩ pull-down and/or pull- up resistors to ground and/ ADDR_SEL pin. The LM96194 is designed to work with re- sistors of 5% tolerance for the case where two resistors ...
Page 27
Temperature errors are masked by writing a high temperature limit value of 80h. This is the default high limit for all temper- atures. Masking a temperature channel masks both temper- ature errors and diode fault errors. The GPI Mask register ...
Page 28
... Compensating for Different Non-Ideality In order to compensate for the errors introduced by non-ide- ality, the temperature sensor is calibrated for a particular processor. National Semiconductor temperature sensors are always calibrated to the typical non-ideality and series resis- Equation tance of a given processor type. The LM96194 is calibrated ...
Page 29
Typical non-ideality specification differences cause a gain variation of the transfer function, therefore the center of the temperature range of interest should be the target temperature for calibra- tion purposes. The following ...
Page 30
FIGURE 6. LUT and PI controller high level block diagram 15.10.2 Alternate LUT PWM Mapping The PWM output can operate at lower frequencies, instead of the default 22.5 kHz. The lower frequencies can be enabled through the PWMx Control 4 ...
Page 31
Value LUT Step — Eh — Fh 15.10.3 Fan Control Priorities The automatic fan control is not the only function that influ- ences PWM duty cycle. There ...
Page 32
XOR TREE TEST An XOR tree is provided in the LM96194 for Automated Test Equipment (ATE) board level connectivity testing. This allows the functionality of all digital inputs to be tested in a simple manner and any pins that ...
Page 33
Registers 16.1 REGISTER WARNINGS In most cases, reserved registers and register bits return zero when read. This should not be relied upon, since reserved registers can be used for future expansion of the LM96194 functions. Some registers have “N/D” ...
Page 34
Loc Register Name k Z2a_MSB Z2b_LSB Z2b_MSB Z1a_F_LSB Z1a_F_MSB Z1b_F_LSB Z1b_F_MSB Z2a_F_LSB Z2a_F_MSB Z2b_F_LSB Z2b_F_MSB Z3_LSB Z3_MSB Z4_LSB Z4_MSB Reserved PI LOOP AND FAN CONTROL SETUP REGISTERS x Temperature Source Select x PWM Filter Settings x PWM1 Filter Shutoff Threshold ...
Page 35
Loc Register Name k Version/Stepping BMC ERROR STATUS REGISTERS B_Error Status 1 B_Error Status 2 B_Error Status 3 B_Error Status 4 B_PROCHOT Error Status Reserved B_GPI Error Status B_Fan Error Status HOST ERROR STATUS REGISTERS H_Error Status 1 H_Error Status ...
Page 36
Loc Register Name k Reserved FAN Tach 1 LSB FAN Tach 1 MSB FAN Tach 2 LSB FAN Tach 2 MSB FAN Tach 3 LSB FAN Tach 3 MSB FAN Tach 4 LSB FAN Tach 4 MSB Reserved TEMPERATURE LIMIT ...
Page 37
Loc Register Name k AD_IN4 High Limit Reserved AD_IN5 Low Limit AD_IN5 High Limit Reserved AD_IN6 Low Limit AD_IN6 High Limit AD_IN7 Low Limit AD_IN7 High Limit AD_IN8 Low Limit AD_IN8 High Limit AD_IN9 Low Limit AD_IN9 High Limit PROCHOT ...
Page 38
Loc Register Name k PROCHOT Time Interval x PWM1 Control 1 x PWM1 Control 2 x PWM1 Control 3 x PWM1 Control 4 x PWM2 Control 1 x PWM2 Control 2 x PWM2 Control 3 x PWM2 Control 4 x ...
Page 39
Loc Register Name k ZONE 1a AND 2a TEMPERATURE READING ADJUSTMENT REGISTERS Zone 1a Temp Adjust Zone 2a Temp Adjust BLOCK COMMANDS Block Write Command Block Read Command Fixed Block 0 Fixed Block 1 Fixed Block 2 Fixed Block 3 ...
Page 40
FACTORY REGISTERS 00h–04h 16.3.1 Register 00h XOR Test Register Read/ Register Address Write Name 00h R/W XOR Test Bit Name R/W Default 0 XEN R/W 0 The LM96194 incorporates an XOR tree test mode. When the test mode is ...
Page 41
Registers 08–09h and 54–55h Filtered Temperature Value Registers Register Read/ Register Address Write Name Zone 1b (CPU) 08h R Filtered Temp Zone 2b (MMBT3904) 09h R Filtered Temp Zone 1a (CPU) 54h R Filtered Temp Zone 2a (MMBT3904) 55h ...
Page 42
These bits set the upper 8-bits of the 9-bit override duty cycle value for PWM1. 16.5.3 Register 0Eh PWM2 Duty Cycle Override (low byte) Register Read/ Register Name Address Write PWM 2 Duty Cycle 0Eh R/W Override (low byte) Bit ...
Page 43
Register Read/ Register Bit 7 Address Write Name 16h R Z2b_LSB 17h R Z2b_MSB Sign Register 17h is a mirror of register Zone 2b (MMBT3904) Temp at address 07h. 16.6.2 Registers 18h – 1Fh Zone 1 (CPU) and Zone 2 ...
Page 44
PI LOOP FAN CONTROL SETUP REGISTERS 16.7.1 Register 31h Internal/External Temperature Source Select Register Read/ Register Name Address Write 31h R/W Internal/ External Temperature Source Select Bit Name 0 INT_DIS 1 EXT_ADC8 2 Z1bE 3 Z2bE 4 INT_WR_E 7:3 ...
Page 45
Register 33h PWM1 Filter Shutoff Threshold Register Read/ Register Name Address Write 33h R/W PWM1_Filter Shut_Thresh Bit Name 2:0 RES 7:3 PWM1_SHUT_DC[4:0] Bit [7:3] 9-bit Threshold · · · 16.7.4 Register 34h PWM2 ...
Page 46
Register 35h PI/LUT Fan Control Bindings Register Read/ Register Name Address Write 35h R/W Fan Control Bindings Bit Name 0 PI_Z1 1 PI_Z2 2 PWM1_PI 3 PWM2_PI 4 LUT1_Z1 5 LUT2_Z2 6 LUT3_Z1 7 LUT4_Z2 16.7.6 Register 36h PI ...
Page 47
PI_MinPWM[3: 16.7.7 Registers 37h and 38h Zone 1 and 2 PI Controller Target Temperature (Tcontrol) Register Read/ Register Name Address Write 37h R/W Zone ...
Page 48
... Register Read/ Register Address Write Name 3Eh R Manufacturer ID The Manufacturer ID register contains the manufacturer identification number. This number is assigned by National Semiconductor and is a method for uniquely identifying the part manufacturer. 16.8.2 Register 3Fh Version/Stepping Register Read/ Register Address Write Name 3Fh ...
Page 49
Once a bit is set in the BMC Error Status registers not automatically cleared by the LM96194 if the error event goes away. Each bit must be cleared by software. If software attempts to clear a bit while ...
Page 50
Register 41h B_Error Status 2 Register Read/ Register Address Write Name B_Error 41h RWC Status 2 Bit Name R/W 0 AD1_ERR RWC This bit is set when the AD_IN1 voltage has fallen outside the range defined by the AD_IN1 ...
Page 51
Register 43h B_Error Status 4 Register Read/ Register Address Write Name B_Error 43h RWC Status 4 Bit Name R/W 0 D1b_ERR RWC Diode Fault Error This bit is set if there is an open or short circuit on the ...
Page 52
Register 44h B_P_PROCHOT Error Status Register Read/ Register Address Write Name B_P_PROCHOT 44h RWC Error Status Bit Name R RWC Set when PROCHOT has had a throttled event. This bit is set for any amount of PROCHOT ...
Page 53
Register 46h B_GPI Error Status Register Read/ Register Address Write Name B_GPI 46h RWC Error Status Bit Name R/W 0 GPI0_ERR RWC This bit is set whenever GPIO0 is driven low (unless masked via the GPI Error Mask register). ...
Page 54
Register 47h B_Fan Error Status Register Read/ Register Address Write Name B_Fan 47h RWC Error Status Bit Name R/W 0 FAN1_ERR RWC This bit is set when the Fan Tach 1 value register is above the value set in ...
Page 55
Register 49h H_Error Status 2 Register Read/ Register Address Write Name H_Error 49h RWC Status 2 Bit Name R/W 0 AD1_ERR RWC This bit is set when the AD_IN1 voltage has fallen outside the range defined by the AD_IN1 ...
Page 56
Register 4Ah H_Error Status 3 Register Read/ Register Address Write Name H_Error 4Ah RWC Status 3 Bit Name R/W 0 AD5_ERR RWC This bit is set when the AD_IN5 voltage has fallen outside the range defined by the AD_IN5 ...
Page 57
Register 4Bh H_Error Status 4 Register Read/ Register Address Write Name H_Error 4Bh RWC Status 4 Bit Name R/W 0 D1b_ERR RWC Diode Fault Error This bit is set if there is an open or short circuit on the ...
Page 58
Register 4Ch H_P_PROCHOT Error Status Register Read/ Register Address Write Name H_P_PROCHOT 4Ch RWC Error Status Bit Name R RWC Set when PROCHOT has had a throttled event. This bit is set for any amount of PROCHOT ...
Page 59
Register 4Eh H_GPI Error Status Register Read/ Register Address Write Name H_GPI 4Eh RWC Error Status Bit Name R/W 0 GPI0_ERR RWC This bit is set whenever GPIO0 is driven low (unless masked via the GPI Error Mask register). ...
Page 60
Register 4Fh H_Fan Error Status Register Read/ Register Address Write Name H_Fan 4Fh RWC Error Status Bit Name R/W 0 FAN1_ERR RWC This bit is set when the Fan Tach 1 value register is above the value set in ...
Page 61
Register 56–65h A/D Channel Voltage Registers Register Read/ Register Address Write Name 56h R AD_IN1 Voltage 57h R AD_IN2 Voltage 58h R AD_IN3 Voltage 5Ch R AD_IN4 Voltage 5Eh R AD_IN5 Voltage 62h R AD_IN6 Voltage 63h R AD_IN7 ...
Page 62
Register 68h Average PROCHOT Register Read/ Register Address Write Name Average 68h R PROCHOT This is the average percentage active time of PROCHOT the result of adding the contents of this register to the contents of the ...
Page 63
Register 6Ch VID This register has four possible mappings described in the table. The mapping is determined by the VID mode as selected in the Special Function Control 2 register at address BDh. See the Special Function Control 2 ...
Page 64
Register 6E–75h Fan Tachometer Readings Register Read/ Register Address Write Name Fan Tach 1 6Eh R LSB Fan Tach 1 6Fh R MSB Fan Tach 2 70h R LSB Fan Tach 2 71h R MSB Fan Tach 3 72h ...
Page 65
LIMIT REGISTERS 16.12.1 Registers 78–7Fh Temperature Limit Registers Register Read/ Register Address Write Name Processor 1 (Zone1) 78h R/W Low Temp Processor 1 (Zone1) 79h R/W High Temp MMBT3904 (Zone2) 7Ah R/W Low Temp MMBT3904 (Zone2) 7Bh R/W High ...
Page 66
Register 84h Zone1, and Zone2 Hysteresis for Limit Comparisons Register Read/ Register Address Write Name Limit Comparison 84h R/W Hysteresis (Zones 1/2) Bit Name 3:0 HC1 7:4 HC2 16.12.4 Register 85h Zone3 and Zone4 Hysteresis for Limit Comparisons Register ...
Page 67
Registers 90–AFh Voltage Limit Registers Register Read/ Register Address Write Name 90h R/W AD_IN1 Low Limit 91h R/W AD_IN1 High Limit 92h R/W AD_IN2 Low Limit 93h R/W AD_IN2 High Limit 94h R/W AD_IN3 Low Limit 95h R/W AD_IN3 ...
Page 68
Register B0h PROCHOT User Limit Register Register Read/ Register Address Write Name PROCHOT B0h R/W User Limit These registers allow a user limit to be set for the PROCHOT monitoring function. If the corresponding Current Px_PROCHOT register exceeds this ...
Page 69
Register B2h Dynamic Vccp Limit Offset Register Register Read/ Register Address Write Name B2h R/W Vccp Limit Offsets These offsets are used to determine the upper and lower limits of the dynamic Vccp window comparator. These offsets are added ...
Page 70
Register B4–BBh Fan Tach Limit Registers Register Read/ Register Address Write Name Fan Tach 1 B4h R/W Limit LSB Fan Tach 1 B5h R/W Limit MSB Fan Tach 2 B6h R/W Limit LSB Fan Tach 2 B7h R/W Limit ...
Page 71
SETUP REGISTERS 16.13.1 Register BCh Special Function Control 1 (Voltage Hysteresis and Fan Control Filter Enable) Register Read/ Register Address Write Name Special Function BCh R/W Control 1 Bit Name R/W 2:0 VH R/W Voltage hysteresis control. This determines ...
Page 72
Register BDh Special Function Control 2 (Smart Tach Mode Enable, Fan Control Temperature Resolution Control and VID Mode Select) Register Read/ Register Address Write Name Special Function BDh R/W Control 2 Bit Name 0 STE1 1 STE2 2 STE3 ...
Page 73
Register BEh GPI/VID Level Control Register Read/ Register Address Write Name GPI/VID BEh R/W Level Control Bit Name 0 P1_VID_LVL 1 RES 2 GPI8_LVL 3 GPI9_LVL 4 GPI4_LVL 5 GPI5_LVL 6 GPI6_LVL 7 GPI7_LVL See the DC Electrical Characteristics ...
Page 74
Register BFh PWM Ramp Control Register Read/ Register Address Write Name PWM Ramp BFh R/W Control Bit Name 3:0 VRD_RAMP 7:4 PH_RAMP If the time delay between steps is set to 0 ms, the PWM duty cycle goes immediately ...
Page 75
Register C1h Fan Boost Hysteresis (Zones 3/4) Register Read/ Register Address Write Name Fan Boost C1h R/W Hysteresis (Zones 3/4) Bit Name 3 the temperature zone is above fan boost temperature and then drops below ...
Page 76
Register C2h Zones 1/2 Spike Smoothing Control Register Read/ Register Address Write Name Zones 1/2 Spike C2h R/W Smoothing Control Bit Name 2:0 ZN1 3 ZN1E 6:4 ZN2 7 ZN2E If all the REMOTE1 or REMOTE2 pins are connected ...
Page 77
Register C3h LUT 1/2 MinPWM and Hysteresis Register Read/ Register Address Write Name LUT 1/2 C3h R/W MinPWM and Hysteresis Bit Name 3:0 LUT_FC_TH12 7:4 MinPWM12 16.13.9 Register C4h LUT 3/4 MinPWM and Hysteresis Register Read/ Register Address Write ...
Page 78
Register C5h GPO Register Read/ Register Address Write Name C5h R/W GPO Bit Name 0 GPO0 1 GPO1 2 GPO2 3 GPO3 4 GPO4 5 GPO5 6 GPO6 7 GPO7 www.national.com Bit 7 Bit 6 Bit 5 Bit 4 ...
Page 79
Register C6h PROCHOT Control Register Read/ Register Address Write Name PROCHOT C6h R/W Override Bit Name 3:0 PHT_DC 4 P1_VRD1_DIS 5 RES 6 FORCE_P 7 RES The period of the PWM signal driven on PROCHOT is 3.56 ms (80 ...
Page 80
Register C7h PROCHOT Time Interval Register Read/ Register Address Write Name PROCHOT C7h R/W Time Interval Bit Name 3:0 PH_TI 7:4 RES Possible settings for PH_TI: Note that changing this value while PROCHOT measurements are running may cause the ...
Page 81
Register C8h PWM1 Control 1 Register Read/ Register Address Write Name PWM1 C8h R/W Control 1 Bit Name 0 LUT1 1 LUT2 2 LUT3 3 LUT4 RES 6 VRD1 7 RES This register can bind PWM1 ...
Page 82
Register C9h PWM1 Control 2 Register Read/ Register Address Write Name PWM1 C9h R/W Control 2 Bit Name 0 OVR 1 INV 2 EPPL 3 PPL 7:4 OVR_DC www.national.com Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 ...
Page 83
Register CAh PWM1 Control 3 Register Read/ Register Address Write Name PWM1 CAh R/W Control 3 Bit Name 3:0 SU_DC 4 SU_DUR[3] 7:0 SU_DUR[2:0] Bits 7:4 configure the spin-up duration. When the duty cycle of PWM1 changes from zero ...
Page 84
Register CBh PWM1 Control 4 Register Read/ Register Address Write Name CBh R/W PWM1 Control 4 Bit Name 2:0 FREQ1 3 HF_LUT_MAP 7:4 RES LUT 1-4 Duty Cycle Assignment with PWM Frequency=22.5kHz as Controlled by the HF_LUT_MAP bit. LUT ...
Page 85
Register CCh PWM2 Control 1 Register Read/ Register Address Write Name PWM2 CCh R/W Control 1 Bit Name 0 LUT1 1 LUT2 2 LUT3 3 LUT4 RES 6 VRD 7 RES This register can bind PWM2 ...
Page 86
Register CDh PWM2 Control 2 Register Read/ Register Address Write Name PWM2 CDh R/W Control 2 Bit Name 0 OVR 1 INV 2 EPPL 3 PPL 7:4 OVR_DC www.national.com Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 ...
Page 87
Register CEh PWM2 Control 3 Register Read/ Register Address Write Name PWM2 CEh R/W Control 3 Bit Name 3:0 SU_DC 4 SU_DUR[3] 7:5 SU_DUR[2:0] Bits 7:4 configure the spin-up duration. When the duty cycle of PWM2 changes from zero ...
Page 88
Register CFh PWM2 Control 4 Register Read/ Register Address Write Name PWM2 CFh R/W Control 4 Bit Name 2:0 FREQ2 3 HF_LUT_MAP 7:4 RES LUT 1-4 Duty Cycle Assignment with PWM Frequency=22.5kHz as Controlled by the HF_LUT_MAP bit. LUT ...
Page 89
Register D0h–D3h LUT Base Temperatures Register Read/ Register Address Write Name LUT 1 Base D0h R/W Temperature LUT 2 Base D1h R/W Temperature LUT 3 Base D2h R/W Temperature LUT 4 Base D3h R/W Temperature The ...
Page 90
Register E0h Special Function TACH to PWM Binding Register Read/ Register Address Write Name E0h R/W Special Function TACH to PWM Binding Bit Name 0 T1P1 1 T1P2 2 T2P1 3 T2P2 4 T3P1 5 T3P2 6 T4P1 7 ...
Page 91
Register E2h LM96194 Status Control Register Read/ Register Bit 7 Address Write Name LM96194 BMC E2h R/W Status/ _ERR Control Lock Bit Name 0 OVRID 1 ASF X 2 GPI4_AM 3 GP15_AM 5:4 TACH_EDGE 6 HOST_ERR 7 BMC_ERR Bit ...
Page 92
Register E3h LM96194 Configuration Register Read/ Register Address Write Name LM96194 E3h R/W Configuration Lock Bit Name x 0 START X 1 LOCK 2 GMSK 3 ALERT_EN 4 5 ALERT_ COMP_EN 6 7 READY www.national.com Bit 7 Bit 6 ...
Page 93
SLEEP STATE CONTROL AND MASK REGISTERS 16.14.1 Register E4h Sleep State Control Register Read/ Register Address Write Name Sleep State E4h R/W Control Bit Name 1:0 SB 7:2 RES Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 ...
Page 94
Register E5h S1 GPI Mask Register Read/ Register Bit 7 Address Write Name S1 GPI GPI7_S1 E5h R/W Mask _MSK Bit Name 0 GPI0_S1_MSK 1 GPI1_S1_MSK 2 GPI2_S1_MSK 3 GPI3_S1_MSK 4 GPI4_S1_MSK 5 GPI5_S1_MSK 6 GPI6_S1_MSK 7 GPI7_S1_MSK 16.14.3 ...
Page 95
Register E7h S3 GPI Mask Register Read/ Register Bit 7 Address Write Name S3 GPI GPI7_S3 E7h R/W Mask _MSK Bit Name 0 GPI0_S3_MSK 1 GPI1_S3_MSK 2 GPI2_S3_MSK 3 GPI3_S3_MSK 4 GPI4_S3_MSK 5 GPI5_S3_MSK 6 GPI6_S3_MSK 7 GPI7_S3_MSK 16.14.5 ...
Page 96
Register EAh S4/5 GPI Mask Register Read/ Register Address Write Name S4/5 GPI EAh R/W Mask Bit Name 0 GPI0_S4/5_MSK 1 GPI1_S4/5_MSK 2 GPI2_S4/5_MSK 3 GPI3_S4/5_MSK 4 GPI4_S4/5_MSK 5 GPI5_S4/5_MSK 6 GPI6_S4/5_MSK 7 GPI7_S4/5_MSK 16.14.8 Register EBh S4/5 Temperature/Voltage ...
Page 97
OTHER MASK REGISTERS 16.15.1 Register ECh GPI Error Mask Register Read/ Register Address Write Name GPI Error ECh R/W Mask _MSK Bit Name 0 GPI0_MSK 1 GPI1_MSK 2 GPI2_MSK 3 GPI3_MSK 4 GPI4_MSK 5 GPI5_MSK 6 GPI6_MSK 7 GPI7_MSK ...
Page 98
Register EE and EFh Zone 1a and Zone 2a Adjustment Register Register Read/ Register Address Write Name Zone 1a EEh R/W Adjust Zone 2a EFh R/W Adjust Bit Name 5:0 Z1a_ADJUST[5:0] or Z2a_ADJUST[5:0] 7:6 RES www.national.com Bit 7 Bit ...
Page 99
... Absolute Maximum Ratings 1, Note 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Positive Supply Voltage ( Voltage on Any Digital Input or Output Pin Voltage on +5V Input Voltage at Positive Remote Diode Inputs, AD_IN1, AD_IN2, ...
Page 100
Symbol Parameter T Total Monitoring Cycle Time C ANALOG-TO-DIGITAL VOLTAGE MEASUREMENT CONVERTER CHARACTERISTICS TUE Total Unadjusted Error DNL Differential Non-Linearity PSS Power Supply (V ) Sensitivity DD T Total Monitoring Cycle Time C Input Resistance for Inputs with Dividers AD_IN1- ...
Page 101
AC Electrical Characteristics The following limits apply for +3 the operating range; all other limits T Symbol Parameter FAN RPM-TO-DIGITAL CHARACTERISTICS Counter Resolution Number of fan tach pulses count is based on Counter Frequency Accuracy PWM OUTPUT CHARACTERISTICS ...
Page 102
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the ...
Page 103
Symbol AD_IN4 AD_IN5 GND GND GND AD_IN6 AD_IN7 AD_IN8 ADDR_SEL AD_IN9/V (V+) DD GND PWM1 PWM2 P1_VID0 P1_VID1 P1_VID2 P1_VID3 P1_VID4 P1_VID5 Note 4: Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged ...
Page 104
Physical Dimensions www.national.com inches (millimeters) unless otherwise noted 48-Lead Molded LLP Package, Order Number LM96194CISQ or LM96194CIAQX, NS Package Number SQA48A 104 ...
Page 105
Notes 105 www.national.com ...
Page 106
... For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...