ISL6545ACRZ-T Intersil, ISL6545ACRZ-T Datasheet
ISL6545ACRZ-T
Specifications of ISL6545ACRZ-T
Related parts for ISL6545ACRZ-T
ISL6545ACRZ-T Summary of contents
Page 1
... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Copyright Intersil Americas Inc. 2006, 2007, 2009, 2011. All Rights Reserved Intersil (and design trademark owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners. ISL6545, ISL6545A FN6305.6 ...
Page 2
... ISL6545ACBZ 6545 ACBZ ISL6545IBZ 6545 IBZ ISL6545AIBZ 6545 AIBZ ISL6545CRZ 545Z ISL6545ACRZ 45AZ ISL6545IRZ 45IZ ISL6545AIRZ 5ARZ NOTES: 1. Add “-T*” suffix for tape and reel. Please refer to 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations) ...
Page 3
Block Diagram SAMPLE AND HOLD 21.5µA TO LGATE/OCSET FB 5V int. 20μA COMP/SD Typical Application C DCPL Type II R OFFSET compensation shown 3 ISL6545, ISL6545A POR AND + SOFT-START - OC COMPARATOR 5V int. ERROR ...
Page 4
... CC + 0.3V Maximum Storage Temperature Range . . . . . . . . . -65°C to +150° 0.3V Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below BOOT <36V) http://www.intersil.com/pbfree/Pb-FreeReflow.asp BOOT-GND . . . . . . . . . . . . .15V Operating Conditions Supply Voltage, V Ambient Temperature Range ISL6545C, ISL6545AC 0°C to +70°C ISL6545I, ISL6545AI . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C Junction Temperature Range .-40°C to +125° +85° ...
Page 5
Electrical Specifications V = 12V -40°C to +85°C. (Continued) PARAMETER Upper Gate Source Impedance Upper Gate Sink Impedance Lower Gate Source Impedance Lower Gate Sink Impedance PROTECTION/DISABLE OCSET Current Source Disable Threshold (COMP/SD pin) NOTE: 7. Compliance to ...
Page 6
Functional Description Initialization (POR and OCP Sampling) Figure 1 shows a simplified timing diagram. The Power-On-Reset (POR) function continually monitors the bias voltage at the VCC pin. Once the rising POR threshold is exceeded (VPOR ~4V nominal), the POR function ...
Page 7
Any resistive load connected to the output will help pull down the voltage (at the RC rate of the R of the load and the C of the ...
Page 8
The overcurrent function will trip at a peak inductor current (I determined by Equation 1: PEAK) × OCSET OCSET I = ---------------------------------------------------------- - PEAK where I is the internal OCSET current source ...
Page 9
Application” on page 3 for more detail; R resistor; R (shortened to R below) is the lower one. OFFSET O The recommended value for R is 1kΩ to 5kΩ (±1% for S accuracy) and then R is chosen according to ...
Page 10
Current Sinking The ISL6545x incorporates a MOSFET shoot-through protection method which allows a converter to sink current as well as source current. Care should be exercised when designing a ...
Page 11
COMP - FB + E/A VREF OSCILLATOR V OSC PWM CIRCUIT UGATE HALF-BRIDGE DRIVE PHASE LGATE ISL6545x EXTERNAL CIRCUIT FIGURE 9. VOLTAGE-MODE BUCK CONVERTER COMPENSATION DESIGN The modulator transfer function is the small-signal transfer function of V ...
Page 12
... SW This is just one method to calculate compensation components; there are variations of Equations 3 through 9. The error amp is similar to that on other Intersil regulators, so existing tools can be used here as well. Special consideration is needed if the size of a ceramic output capacitance in parallel with bulk capacitors gets too large; ...
Page 13
Minimizing the response time can minimize the output capacitance required. The response time to a transient is different for the application of load and the removal of load. The equations in Equation 11 give the approximate response time interval for ...
Page 14
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 15
Package Outline Drawing L10.3x3C 10 LEAD DUAL FLAT PACKAGE (DFN) Rev 2, 09/09 3.00 6 PIN 1 INDEX AREA C B (4X) 0.10 TOP VIEW PACKAGE (10 x 0.60) OUTLINE (10x 0.25) (8x 0.50) 1.64 TYPICAL RECOMMENDED LAND PATTERN 15 ...
Page 16
Package Outline Drawing M8.15 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 2, 11/10 INDEX AREA TOP VIEW 5.00 (0.197) 4.80 (0.189) 1.27 (0.050) 0.51(0.020) 0.33(0.013) SIDE VIEW “A 16 ISL6545, ISL6545A DETAIL "A" 6.20 (0.244) ...