SG5841JDZ Fairchild Semiconductor, SG5841JDZ Datasheet
SG5841JDZ
Specifications of SG5841JDZ
Available stocks
Related parts for SG5841JDZ
SG5841JDZ Summary of contents
Page 1
... Open-Frame SMPS Ordering Information Ambient Operating Part Number Temperature Range SG5841JSZ -20 to +85°C SG5841JSY -20 to +85°C SG5841JDZ -20 to +85°C SG5841SZ -20 to +85°C SG5841SY -20 to +85°C SG5841DZ -20 to +85°C For Fairchild’s definition of “green” Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html. © 2006 Fairchild Semiconductor Corporation SG5841J • ...
Page 2
... Typical Application Block Diagram © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 Figure 1. Application Diagram Figure 2. Block Diagram 2 www.fairchildsemi.com ...
Page 3
... Marking Information SG5841HTP XXXX XXXXYWW marking for SG5841JSZ (pb-free) marking for SG5841JDZ (pb-free) marking for SG5841SZ (pb-free) marking for SG5841DZ (pb-free) ZXYTT 5841/J TPM marking for SG5841JSY (green-compound) marking for SG5841SY (green-compound) © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 ...
Page 4
... SENSE Sense Power 7 VDD Supply 8 GATE Driver Output © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 GND FB VIN RI Figure 4. Pin Configuration Description Ground. The signal from the external compensation circuit is fed into this pin. The PWM duty cycle is determined in response to the signal from this pin and the current- sense signal from pin 6 ...
Page 5
... The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. Symbol Parameter T Operating Ambient Temperatures A © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 Parameter DIP < 50° SOP DIP ...
Page 6
... FB-OPEN V FB Open-Loop Trigger Level FB-OLP Delay Time of FB Pin Open-Loop t D-OLP Protection V Green-Mode Entry FB Voltage FB-N V Green-Mode Ending FB Voltage FB-G f OSC © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 Conditions V =V –0.16V DD DD-ON V =15V, R =26KΩ GATE=OPEN R =26KΩ ...
Page 7
... CLAMP RT Section I Output Current of RT Pin RT Trigger Voltage for Over- V RTTH Temperature Protection V OTP Release Voltage RT-RLS Over-Temperature t D-OTP Debounce © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 (Continued) Conditions Min. 0.85 V –V STHFL STHVA R =26KΩ =26KΩ 200 ...
Page 8
... V Voltage (V) DD Figure 8. Operating Current (I vs. V 11. 0 10 -25 - Temperature (°C) Figure 10. Minimum Operating Voltage (V vs. Temperature © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3 110 125 ) vs. Temperature Figure 7. Operating Supply Current (I DD-ST 17. 0 16. 5 16. 0 15 DD-OP Voltage DD 68 ...
Page 9
... Figure 12. Maximum Duty Cycle (DCY 0.66 0.65 0.64 0.63 0.62 0.61 0.60 0.59 0.58 Figure 13. Trigger Voltage for Over-Temperature Protection V 108 104 100 96 92 Figure 14. Output Current of RT Pin (I © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 (Continued) -40 -25 - Temperature (°C) MAX -40 -25 - ...
Page 10
... COMP FB terminated immediately. V COMP variable voltage around 0.85V for output power limit. © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 Leading-Edge Blanking (LEB) Each time the power MOSFET is switched on, a turn-on spike occurs at the sense-resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in ...
Page 11
... V = × Ω 115 OLP (ms) © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 When V can A the controller totally shuts down. V the turn-on threshold voltage of 16V through the startup resistor until PWM output is restarted. This protection = I × NTC ...
Page 12
... C9 EC 10µF/50V C10 CC 222pF/50V C11 CC 470pF/50V C12 CC 102pF/50V (Option) D1 LED D2 Diode BYV95C D3 TVS P6KE16A D4 Diode FR103 F1 FUSE 4A/250V Choke (900µ Choke (10mH) Inductor (2µ Diode 20A/100V © 2006 Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 BD1 GND GATE VDD R16 ...
Page 13
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’ ...
Page 14
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’ ...
Page 15
... Fairchild Semiconductor Corporation SG5841J • Rev. 1.3.4 15 www.fairchildsemi.com ...