HCPL-5430 Avago Technologies US Inc., HCPL-5430 Datasheet

no-image

HCPL-5430

Manufacturer Part Number
HCPL-5430
Description
OPTOCOUPLER 2CH 40MBS 8-DIP
Manufacturer
Avago Technologies US Inc.
Datasheet

Specifications of HCPL-5430

Package / Case
8-DIP (0.300", 7.62mm)
Voltage - Isolation
1500VDC
Number Of Channels
1, Unidirectional
Current - Output / Channel
25mA
Data Rate
40Mbps
Propagation Delay High - Low @ If
33ns @ 10mA
Current - Dc Forward (if)
10mA
Input Type
DC
Output Type
Push-Pull, Totem-Pole
Mounting Type
Through Hole
Maximum Continuous Output Current
25 mA
Maximum Fall Time
10 ns
Maximum Forward Diode Current
10 mA
Maximum Rise Time
15 ns
Minimum Forward Diode Voltage
1 V
Output Device
Logic Gate Photo IC
Configuration
2 Channel
Maximum Baud Rate
40 MBps
Maximum Forward Diode Voltage
1.85 V
Maximum Reverse Diode Voltage
3 V
Maximum Power Dissipation
200 mW
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 55 C
Number Of Elements
2
Baud Rate
40Mbps
Forward Voltage
1.85V
Forward Current
10mA
Output Current
25mA
Package Type
PDIP
Operating Temp Range
-55C to 125C
Power Dissipation
200mW
Propagation Delay Time
60ns
Pin Count
8
Mounting
Through Hole
Reverse Breakdown Voltage
3V
Operating Temperature Classification
Military
Lead Free Status / RoHS Status
Lead free by exemption / RoHS compliant by exemption
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free by exemption / RoHS compliant by exemption

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HCPL-5430
Manufacturer:
INTERSIL
Quantity:
780
Part Number:
HCPL-5430
Manufacturer:
AVAGO
Quantity:
175
Hermetically Sealed, Very High Speed,
Logic Gate Optocouplers
Data Sheet
HCPL-540X,* 5962-89570, HCPL-543X, HCPL-643X, 5962-89571
*See matrix for available extensions.
Description
These units are single and dual channel, hermetically
sealed optocouplers. The products are capable of
operation and storage over the full military temperature
range and can be purchased as either standard product
or with full MIL-PRF-38534 Class Level H or K testing or
from the appropriate DSCC Drawing. All devices are
manufactured and tested on a MIL-PRF-38534 certified
line and are included in the DSCC Qualified Manufac-
turers List, QML-38534 for Hybrid Microcircuits.
Truth Tables
Multichannel Devices
Single Channel DIP
Functional Diagram
Multiple channel devices available
Input
On (H)
Off (L)
Input
On (H)
Off (L)
On (H)
Off (L)
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage
and/or degradation which may be induced by ESD.
The connection of a 0.1 F bypass capacitor between V
(Positive Logic)
Enable
L
L
H
H
GND
V
CC
V
V
E
O
Output
L
H
Output
L
H
Z
Z
CC
and GND is recommended.
Features
• Dual marked with device part number and DSCC
• Manufactured and tested on a MIL-PRF-38534
• QML-38534, Class H and K
• Three hermetically sealed package configurations
• Performance guaranteed over full military
• High Speed: 40 M bit/s
• High common mode rejection 500 V/ s guaranteed
• 1500 Vdc withstand test voltage
• Active (totem pole) outputs
• Three stage output available
• High radiation immunity
• HCPL-2400/30 function compatibility
• Reliability data
• Compatible with TTL, STTL, LSTTL, and HCMOS logic
Applications
• Military and space
• High reliability systems
• Transportation, medical, and life critical systems
• Isolation of high speed logic systems
• Computer-peripheral interfaces
• Switching power supplies
• Isolated bus driver (networking applications)-
• Pulse transformer replacement
• Ground loop elimination
• Harsh industrial environments
• High speed disk drive I/O
• Digital isolation for A/D, D/A conversion
standard microcircuit drawing
certified line
temperature range: -55 C to +125 C
families
(5400/1/K only)

Related parts for HCPL-5430

HCPL-5430 Summary of contents

Page 1

... Hermetically Sealed, Very High Speed, Logic Gate Optocouplers Data Sheet HCPL-540X,* 5962-89570, HCPL-543X, HCPL-643X, 5962-89571 *See matrix for available extensions. Description These units are single and dual channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature ...

Page 2

... Pin DIP 8 Pin DIP Through Hole Through Hole 1 2 None V , GND CC HCPL-5400 HCPL-5430 HCPL-5401 HCPL-5431 HCPL-540K HCPL-543K Gold Plate Gold Plate Option 200 Option 200 Option 100 Option 100 Option 300 Option 300 ...

Page 3

Functional Diagrams 8 Pin DIP Through Hole 1 Channel GND Note: All DIP devices have common V ground connections. Outline Drawings 20 Terminal LCCC Surface Mount, 2 Channels 8.70 (0.342) ...

Page 4

Leaded Device Marking Avago DESIGNATOR A QYYWWZ Avago P/N XXXXXX XXXXXXX DSCC SMD* DSCC SMD* XXX XXX • PIN ONE/ 50434 ESD IDENT * QUALIFIED PARTS ONLY Hermetic Optocoupler Options ;; ;; ; ; ; Option Description 100 Surface mountable ...

Page 5

... CATHODE Note enable pin 7. An external 0. 0.1 F bypass capacitor must be connected between V and ground for each package type. CC ESD Classification (MIL-STD-883, Method 3015) HCPL-5400/01/0K HCPL-5430/31/3K and HCPL-6430/31/3K Recommended Operating Conditions Parameter Symbol Input Current (High) I F(ON) Supply Voltage, Output V CC ...

Page 6

Electrical Characteristics +125 unless otherwise specified. Parameter Sym. Low Level Output Voltage High Level Output Voltage Output Leakage ...

Page 7

Typical Characteristics All typical values are Parameter Input Current Hysteresis Input Diode Temperature Coefficient Resistance (Input-Output) Capacitance (Input-Output) Logic Low Short Circuit Output Current Logic High Short Circuit Output Current Output Rise Time ...

Page 8

... The HCPL-6430, HCPL-6431, and HCPL-643K dual channel parts function as two independent single channel units. Use the single channel parameter limits. ...

Page 9

PULSE GEN 500 kHz 25 % DUTY CYCLE D.U. INPUT MONITORING NODE 100 GND THE PROBE AND JIG CAPACITANCES ARE REPRESENTED BY C ...

Page 10

Figure 9. Typical enable propagation delay vs. ambient temperature. (single channel product only D.U. 0.1 µ – GND – PULSE GEN. Figure 11. Test diagram for ...

Page 11

... IN 274 A GND 1 TOTEM POLE OUTPUT GATE (e.g. 54AS1000) Figure 13. Recommended HCPL-5400 interface circuit 11 given a stimulus at the input. Propagation delay from high to low (t for a system’s output to change from a Logic Logic 0, when given a stimulus at the input (see Figure 5). When t and t PLH results. Pulse width distortion is defined as |t and determines the maximum data rate capability of a distortion-limited system ...

Page 12

... Figure 14. Alternative HCPL-5400 interface circuit CC1 DATA IN A TOTEM POLE OUTPUT GATE (e.g. 54AS1000) DATA IN A GND 1 1 Figure 15. Recommended HCPL-5430 and HCPL-6430 interface circuit CC1 DATA IN A STTL OPEN COLLECTOR OUTPUT GATE (e.g. 54AS05) DATA IN A GND 1 1 Figure 16. Alternative HCPL-5430 and HCPL-6430 interface circuit For product information and a complete list of distributors, please go to our website: Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries ...

Related keywords