MT8VDDT6464AG-335F3 Micron Technology Inc, MT8VDDT6464AG-335F3 Datasheet

no-image

MT8VDDT6464AG-335F3

Manufacturer Part Number
MT8VDDT6464AG-335F3
Description
MODULE DDR SDRAM 512MB 184-DIMM
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT8VDDT6464AG-335F3

Memory Type
DDR SDRAM
Memory Size
512MB
Speed
333MT/s
Package / Case
184-DIMM
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
DDR SDRAM
UNBUFFERED DIMM
Features
• 184-pin dual in-line memory module (DIMM)
• Fast data transfer rates: PC2100 or PC2700
• Utilizes 266 MT/s and 333 MT/s DDR SDRAM
• 128MB (16 Meg x 64), 256MB (32 Meg x 64), and
• V
• V
• 2.5V I/O (SSTL_2 compatible)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
• Internal, pipelined double data rate (DDR)
• Bidirectional data strobe (DQS) transmitted/
• Differential clock inputs (CK and CK#)
• Four internal device banks for concurrent operation
• Programmable burst lengths: 2, 4, or 8
• Auto precharge option
• Auto Refresh and Self Refresh Modes
• 15.625µs (128MB), 7.8125µs (256MB, 512MB)
• Serial Presence Detect (SPD) with EEPROM
• Programmable READ CAS latency
• Gold edge contacts
Table 1:
pdf: 09005aef80867ab3, source: 09005aef80867a99
DD8C16_32_64x64AG.fm - Rev. G 9/04 EN
Refresh Count
Row Addressing
Device Bank Addressing
Device Configuration
Column Addressing
Module Rank Addressing
components
512MB (64 Meg x 64)
aligned with data for WRITEs
architecture; two data accesses per clock cycle
received with data—i.e., source-synchronous data
capture
maximum average periodic refresh interval
DD
DDSPD
= V
DD
= +2.3V to +3.6V
Q = +2.5V
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.
Address Table
128Mb (16 Meg x 8)
4 (BA0, BA1)
4K (A0–A11)
1K (A0–A9)
128MB
1 (S0#)
4K
1
NOTE:
MT8VDDT1664A – 128MB
MT8VDDT3264A – 256MB
MT8VDDT6464A – 512MB
For the latest data sheet, please refer to the Micron
site:
OPTIONS
• Package
• Memory Clock/Speed, CAS Latency
• PCB
Standard 1.25in. (31.75mm)
Low-Profile 1.15in. (29.21mm)
128MB, 256MB, 512MB (x64, SR)
184-pin DIMM (standard)
184-pin DIMM (lead-free)
6ns (167 MHz), 333 MT/s, CL = 2.5
7.5ns (133 MHz), 266 MT/s, CL = 2
7.5ns (133 MHz), 266 MT/s, CL = 2
7.5ns (133 MHz), 266 MT/s, CL = 2.5
Standard 1.25in. (31.75mm)
Low-Profile 1.15in. (29.21mm)
Figure 1: 184-Pin DIMM (MO-206)
www.micron.com/products/modules
184-PIN DDR SDRAM UDIMM
1. Consult Micron for product availability.
2. CL = CAS (READ) Latency
256Mb (32 Meg x 8)
8K (A0–A12)
4 (BA0, BA1)
1K (A0–A9)
256MB
1 (S0#)
8K
1
512Mb (64 Meg x 8)
2K (A0–A9, A11)
4 (BA0, BA1)
8K (A0–A12)
2
©2004 Micron Technology, Inc.
See page 2 note
See page 2 note
512MB
1 (S0#)
MARKING
8K
-26A
-262
-335
-265
G
Y
1
1
Web

Related parts for MT8VDDT6464AG-335F3

MT8VDDT6464AG-335F3 Summary of contents

Page 1

... SR) 184-PIN DDR SDRAM UDIMM MT8VDDT1664A – 128MB MT8VDDT3264A – 256MB MT8VDDT6464A – 512MB For the latest data sheet, please refer to the Micron site: www.micron.com/products/modules Figure 1: 184-Pin DIMM (MO-206) Standard 1.25in. (31.75mm) Low-Profile 1.15in. (29.21mm) OPTIONS • Package 184-pin DIMM (standard) 184-pin DIMM (lead-free) • ...

Page 2

... MT8VDDT6464AG-262__ 512MB MT8VDDT6464AY-262__ 512MB 512MB MT8VDDT6464AG-26A__ MT8VDDT6464AY-26A__ 512MB MT8VDDT6464AG-265__ 512MB MT8VDDT6464AY-265__ 512MB NOTE: All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT8VDDT3264AG-265A1. pdf: 09005aef80867ab3, source: 09005aef80867a99 DD8C16_32_64x64AG.fm - Rev. G 9/04 EN ...

Page 3

Table 3: Pin Assignment (184-Pin DIMM Front) PIN SYMBOL PIN SYMBOL PIN SYMBOL PIN SYMBOL DQ17 47 REF 2 DQ0 25 DQS2 DQ1 DQS0 ...

Page 4

Table 5: Pin Descriptions Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information PIN NUMBERS 63, 65, 154 WE#, CAS#, RAS# 16, 17, 75, 76, 137, 138 CK0, CK0#, CK1, CK1#, ...

Page 5

... Supply Serial EEPROM positive power supply: +2.3V to +3.6V. DDSPD DNU — Do Not Use: These pins are not connected on these modules, but are assigned pins on other modules in this product family. NC — No Connect: These pins should be left unconnected. 5 184-PIN DDR SDRAM UDIMM DESCRIPTION Micron Technology, Inc., reserves the right to change products or specifications without notice. © ...

Page 6

... Standard modules use the following DDR SDRAM devices: MT46V16M8TG (128MB), MT46V32M8TG (256MB); MT46V64M8TG (512MB) www.micron.com/num- Lead-free modules use the following DDR SDRAM devices: MT46V16M8P (128MB), MT46V32M8P (256MB); MT46V64M8P (512MB) Micron Technology, Inc., reserves the right to change products or specifications without notice. 6 184-PIN DDR SDRAM UDIMM ...

Page 7

... SDA SA0 SA1 SA2 the following DDR SDRAM devices: MT46V16M8TG (128MB), MT46V32M8TG (256MB); MT46V64M8TG www.micron.com/num- (512MB) Lead-free modules use the following DDR SDRAM devices: MT46V16M8P (128MB), MT46V32M8P (256MB); MT46V64M8P (512MB) 7 184-PIN DDR SDRAM UDIMM DQS4 DM4 DM CS# DQS DQ32 DQ DQ33 DQ DQ34 ...

Page 8

... BA1 select device bank; A0–A11 select device row for the 128MB module, A0–A12 select device row for the 256MB and 512MB modules). The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access ...

Page 9

... A10 A11 Operating Mode CAS Latency BT * M13 and M12 (BA1 and BA0) must be “0, 0” to select the base mode register (vs. the extended mode register). 256MB and 512MB Modules BA1 BA0 A12 A11 A10 Operating Mode CAS Latency BT * M14 and M13 (BA1 and BA0) must be “ ...

Page 10

Table 6: Burst Definition Table ORDER OF ACCESSES WITHIN STARTING BURST COLUMN TYPE = LENGTH ADDRESS SEQUENTIAL 0 0-1-2 1-2-3 2-3-0 3-0-1 ...

Page 11

... DD8C16_32_64x64AG.fm - Rev. G 9/04 EN 128MB, 256MB, 512MB (x64, SR) 184-PIN DDR SDRAM UDIMM Figure 7: Extended Mode Register Definition Diagram 128MB Module BA1 BA0 A11 A10 Operating Mode 256MB and 512MB Modules BA1 BA0 A10 A12 A11 Operating Mode E12 E11 E10 E9 ...

Page 12

Commands Table 8, Commands Truth Table, and Table 9, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description Table 8: Commands Truth Table CKE is HIGH for all commands shown except SELF REFRESH; ...

Page 13

Absolute Maximum Ratings Stresses greater than those listed may cause perma- nent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the opera- ...

Page 14

Table 12: I Specifications and Conditions – 128MB DD DDR SDRAM components only Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–22; 0°C ≤ T PARAMETER/CONDITION OPERATING CURRENT: One device bank; Active-Precharge (MIN ...

Page 15

Table 13: I Specifications and Conditions – 256MB DD DDR SDRAM components only Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–22; 0°C ≤ T PARAMETER/CONDITION OPERATING CURRENT: One device bank; Active-Precharge (MIN ...

Page 16

Table 14: I Specifications and Conditions – 512MB DD DDR SDRAM components only Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–22; 0°C ≤ T PARAMETER/CONDITION OPERATING CURRENT: One device bank; Active-Precharge (MIN ...

Page 17

Table 16: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions notes appear on pages 19–22; 0°C ≤ T Notes: 1–5, 12–15, 29 CHARACTERISTICS PARAMETER Access window of DQs from CK/CK# CK high-level width CK low-level ...

Page 18

Table 16: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (Continued) notes appear on pages 19–22; 0°C ≤ T Notes: 1–5, 12–15, 29 CHARACTERISTICS PARAMETER DQS read preamble DQS read postamble ACTIVE bank a to ...

Page 19

Notes 1. All voltages referenced Tests for AC timing, Idd, and electrical AC and DC characteristics may be conducted at nominal ref- erence/supply voltage levels, but the related spec- ifications and device operation are guaranteed for ...

Page 20

DRAM controller greater than eight refresh cycles is not allowed. 22. The valid data window is derived by achieving t t other specifications CK/2 QHS). ...

Page 21

... The current Micron part operates below the slow- est JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option. 41. For the -335, -262, -26A and -265 modules specified to be 35mA per DDR SDRAM device at 100 MHz. 42. Random addressing changing and 50 percent of data changing at every transfer ...

Page 22

Random addressing changing and 100 percent of data changing at every transfer. 44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE ...

Page 23

Initialization To ensure device operation the DRAM must be ini- tialized as described below: 1. Simultaneously apply power Apply V and then V power. REF TT 3. Assert and hold CKE at a LVCMOS logic low. 4. ...

Page 24

SPD Clock and Data Conventions Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 12, Data Validity, and Figure ...

Page 25

Table 17: EEPROM Device Select Code Most significant bit (b7) is sent first SELECT CODE Memory Area Select Code (two arrays) Protection Register Select Code Table 18: EEPROM Operating Modes MODE RW BIT Current Address Read 1 0 Random Address ...

Page 26

Table 19: Serial Presence-Detect EEPROM DC Operating Conditions All voltages referenced DDSPD PARAMETER/CONDITION SUPPLY VOLTAGE INPUT HIGH VOLTAGE: Logic 1; All inputs INPUT LOW VOLTAGE: Logic 0; All inputs OUTPUT LOW VOLTAGE 3mA ...

Page 27

Table 21: Serial Presence-Detect Matrix “1”/”0”: Serial Data, “driven to HIGH”/”driven to LOW”;notes appear on page 28 BYTE DESCRIPTION 0 Number of SPD Bytes Used by Micron 1 Total Number of Bytes in SPD Device 2 Fundamental Memory Type 3 ...

Page 28

... Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met The value of RP, RCD and RAP for -335 modules indicated as 18ns to align with industry specifications; actual DDR SDRAM device specification is 15ns. pdf: 09005aef80867ab3, source: 09005aef80867a99 DD8C16_32_64x64AG.fm - Rev. G 9/04 EN 128MB, 256MB, 512MB (x64, SR) ENTRY(VERSION) 128MB, 256MB, 512MB t 0 ...

Page 29

Figure 16: 184-Pin DIMM Dimensions – Standard PCB 0.079 (2.00) R (4X 0.098 (2.50) D (2X) 0.091 (2.30) TYP. PIN 1 0.050 (1.27) 0.091 (2.30) TYP. TYP. PIN 184 1.95 (49.53) NOTE: All dimensions are in inches (millimeters); ...

Page 30

Figure 17: 184-Pin DIMM Dimensions – Low-Profile PCB 0.079 (2.00) R (4X 0.098 (2.50) D (2X) 0.091 (2.30) TYP. PIN 1 0.091 (2.30) 0.050 (1.27) TYP. PIN 184 1.95 (49.53) TYP. NOTE: All dimensions in inches (millimeters); Data ...

Related keywords