C8051T610DB24 Silicon Laboratories Inc, C8051T610DB24 Datasheet - Page 120

DAUGHTER BOARD T610 24QFN SOCKET

C8051T610DB24

Manufacturer Part Number
C8051T610DB24
Description
DAUGHTER BOARD T610 24QFN SOCKET
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of C8051T610DB24

Module/board Type
Socket Module - QFN
Processor To Be Evaluated
C8051T61x
Interface Type
USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
C8051T610DK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1507
C8051T610/1/2/3/4/5/6/7
120
In this example, the crossbar is configured to assign the UART TX0 and RX0 signals, the
SMBus signals, and the SYSCLK signal. Note that the SMBus signals are assigned as a
pair. Additionally, pins P0.0 and P0.3 are configured to be skipped using the XBR0 register.
configuration.
1
2
3
4
All unassigned pins, including those skipped by XBR0 can be used as GPIO or for other non-
crossbar functions.
Pin Number
st
nd
rd
th
TX0 is assigned to P0.4
SYSCLK
SDA and SCL are assigned to P0.2 and P0.3, respectively.
SYSCLK is assigned to P0.6
Function
Figure 21.5. Priority Crossbar Decoder Example 2 - Skipping Pins
RX0 is assigned to P0.5
Pin Skip
These boxes represent the port pins which are used by the peripherals in this
Settings
Special
Signals
CP0A
CP1A
CEX0
CEX1
CEX2
CEX3
CEX4
MISO
MOSI
NSS*
SCK
SDA
RX0
SCL
CP0
CP1
Port
TX0
ECI
T0
T1
0 1 2 3 4 5 6 7
1 0 0 1 0 0 0 0
P0SKIP
P0
0 1 2 3 4 5 6 7
0 0 0 0 0 0 0 0
Rev 1.0
P1SKIP
P1
0 1 2 3 4 5 6 7
0 0 0 0 x x x x
P2SKIP
P2

Related parts for C8051T610DB24