C8051T610DB28 Silicon Laboratories Inc, C8051T610DB28 Datasheet - Page 115

DAUGHTER BOARD T610 28QFN SOCKET

C8051T610DB28

Manufacturer Part Number
C8051T610DB28
Description
DAUGHTER BOARD T610 28QFN SOCKET
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of C8051T610DB28

Module/board Type
Socket Module - QFN
Processor To Be Evaluated
C8051T61x
Interface Type
USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
C8051T610DK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1506
21.1.3. Interfacing Port I/O to 5V Logic
All Port I/O configured for digital, open-drain operation are capable of interfacing to digital logic operating at
a supply voltage higher than VDD and less than 5.25 V. An external pullup resistor to the higher supply
voltage on output pins is typically required for most systems.
Important Notes: The absolute maximum voltage of any Port I/O pin should be limited to VDD + 3.6V.
When interfacing to systems with supply voltages higher than 3.6V, care must be taken to limit the voltage
on I/O pins when the VDD supply to the device is not present. In a multi-voltage interface, the external pul-
lup resistor should be sized to allow a current of at least 150 µA to flow into the Port pin when the supply
voltage is between (VDD + 0.6 V) and (VDD + 1.0 V). Once the Port pin voltage increases beyond this
range, the current flowing into the Port pin is minimal.
WEAKPUD
(Weak Pull-Up Disable)
Px.x – Output
Logic Value
(Port Latch or
Crossbar)
PxMDOUT.x
(1 for push-pull)
(0 for open-drain)
XBARE
(Crossbar
Enable)
Px.x – Input Logic Value
(Reads 0 when pin is configured as an analog I/O)
To/From Analog
Peripheral
PxMDIN.x
(1 for digital)
(0 for analog)
Figure 21.2. Port I/O Cell Block Diagram
Rev 1.0
C8051T610/1/2/3/4/5/6/7
VDD
GND
VDD
(WEAK)
PORT
PAD
115

Related parts for C8051T610DB28