OM6290 NXP Semiconductors, OM6290 Datasheet - Page 15
![DEMO BOARD LCD GRAPHIC DRIVER](/photos/9/4/90479/om6290_sml.jpg)
OM6290
Manufacturer Part Number
OM6290
Description
DEMO BOARD LCD GRAPHIC DRIVER
Manufacturer
NXP Semiconductors
Datasheets
1.PCF8576T1118.pdf
(44 pages)
2.OM6290.pdf
(30 pages)
3.OM6290.pdf
(51 pages)
4.OM6290.pdf
(83 pages)
Specifications of OM6290
Main Purpose
Displays, LCD Controller
Embedded
Yes, MCU, 16/32-Bit
Utilized Ic / Part
PCF2119, PCF8531, PCF8576
Primary Attributes
Character, Graphic and Segment LCD Drivers
Secondary Attributes
JTAG, I²C, UART & USB Interfaces
Description/function
Demo Board
Interface Type
USB, I2C, JTAG, UART
Data Bus Width
4 bit, 8 bit, 16 bit
Operating Voltage
1.8 V to 5.5 V
For Use With/related Products
PCF8576DT, PCF2119S, PCF8531
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-4703
NXP Semiconductors
PCF8531
Product data sheet
7.10 Bias voltage generator
7.12 Reset
7.13 Power-down
7.14 Column driver outputs
7.15 Row driver outputs
7.11 V
The bias voltage generator generates four buffered intermediate bias voltages. This block
contains the generator for the reference voltages and the four buffers. This block can
operate in two voltage ranges:
The V
programmed by software.
The PCF8531 has the possibility of two reset modes: internal Power-On Reset (POR) or
external reset (RES). The reset mode is selected using the ENR signal. After a reset, the
chip has the following state:
During power-down, all static currents are switched off (no internal oscillator, no timing
and no LCD segment drive system) and all LCD outputs are internally connected to V
The I
The LCD drive section includes 128 column outputs (C0 to C127) which must be
connected directly to the LCD. The column output signals are generated in accordance
with the multiplexed row signals and with the data in the display latch. When less than
128 columns are required, the unused column outputs must be left open-circuit.
The LCD drive section includes 34 row outputs (R0 to R33), which must be connected
directly to the LCD. The row output signals are generated in accordance with the selected
LCD drive mode. If less than 34 rows or lower multiplex rates are required, the unused
outputs must be left open-circuit. The row signals are interlaced i.e. the selection order is
R0, R2, ..., R1, R3, etc.
•
•
•
•
•
LCD
Normal mode: 4.0 V to 9.0 V
Power save mode: 3.0 V to 9.0 V.
All row and column outputs are set to V
RAM data is undefined
Power-down mode
2
LCD
C-bus function remains operational.
generator
voltage generator contains a configurable 2 to 5 times voltage multiplier; this is
All information provided in this document is subject to legal disclaimers.
Rev. 05 — 10 August 2010
SS
(display off)
34 x 128 pixel matrix driver
PCF8531
© NXP B.V. 2010. All rights reserved.
15 of 51
SS
.