ISL6537A-6506EVAL1Z Intersil, ISL6537A-6506EVAL1Z Datasheet
ISL6537A-6506EVAL1Z
Specifications of ISL6537A-6506EVAL1Z
Related parts for ISL6537A-6506EVAL1Z
ISL6537A-6506EVAL1Z Summary of contents
Page 1
... SLP_S3 and SLP_S5 signals that are sent to the ISL6506, ISL6537A and the ATX. Recommended Test Equipment To test the full functionality of the ISL6537A and ISL6506, the following equipment is recommended: • An ATX power supply (minimum 160W configuration) • Multiple electronic loads • ...
Page 2
... Reference Design General The ISL6537A_6506EVAL1Z is an evaluation board that TT_DDR highlights the operation of the ISL6537A and ISL6506 in an embedded ACPI and DDR DRAM Memory Power application. The V supply 1. maximum load of 15A. The V termination supply will track the V while sourcing or sinking current ...
Page 3
If both the S3 and S5 switches are thrown to S3 and S5, respectively, the board will default state. If the board is in either sleep state, the ATX supply is put into ...
Page 4
... Application Note 1124 When PCIRST# asserts HIGH, bus traffic resumes and the system is awake. The ISL6506 and ISL6537A chipset bring all the ACPI rails under their control into regulation between time T3 and T4. V This timing assures, even with minimum specified system ...
Page 5
... GMCH regulator. Start-up until the V When entering a sleep state, the V below the V to ramp down. A circuit was included on the ISL6537A evaluation board that will keep a 0.7V differential between the V V rails until the V DAC also discharge the V a sleep state. This circuit is shown in Figure 7. During Start- up, the base-emitter junction of Q302 maintains a 0 ...
Page 6
V DDQ_DDR 20mV/DIV AC COUPLED V GMCH 50mV/DIV AC COUPLED V UGATE(GMCH) 10V/DIV TIMEBASE: 1ms/DIV FIGURE 8. V and V RIPPLE VOLTAGE DDQ GMCH Transient Performance Figures 9 through 14 show the response of the outputs when subjected to a ...
Page 7
FET. Figure 12 shows V under transient loading. GMCH V (1.8V OFFSET) DDQ_DDR V (0.9V ...
Page 8
V DAC V DDQ_DDR V GMCH V TT_GMCH/CPU VIDPG 5V/DIV TIMEBASE: 50ms/DIV NOTE: ALL SIGNALS AT 500mV/DIV UNLESS OTHERWISE STATED 100Ω LOAD ON ALL RAILS FIGURE 16. FAULT RESPONSE ON VTT V DAC V DDQ_DDR V GMCH ...
Page 9
... ATX supply on even in sleep states. Conclusion The ISL6537A_6506EVAL1Z is a versatile platform that allows designers to gain a full understanding of the functionality of the ISL6506 and ISL6537A chipset in an ACPI compliant system. The board is also flexible enough to allow the designer to modify the board for differing requirements. The following regulator, pages provide a schematic, bill of materials, and layout drawings to support implementation of this solution ...
Page 10
... ISL6537A_6506EVAL1Z Schematic J1 3 PSON S3# Rx11 13 S5# GND 5VSBY C500 ISL6506 1 VCC 2 3V3AUX 3 S3# S3# 4 S5# S5# 9 R100 VID_PG 12VATX 3V3ATX ISL6613 + U3 C300 C303 BT VGMCH UG PWM L201 PS + GND C302 C303 LG Q302 R305 C309 R306 C306 VGMCH C310 R304 R303 Q400 R400 VTT_GMCH/CPU + C401 ...
Page 11
... ISL6537A_6506EVAL1Z Bill of Material REF DES DESCRIPTION C100, 101, 201, 1µF, X5R Capacitor 202, 307, 308 C204-206 2200µF, 6.3V MBZ Capacitor C207, 208, 209, 1800µF, 16V MBZ Capacitor 301, 304, 400, 605, 607 C106, 300, 305, 220µF, 25V 601, 602, 603 C105, 210-213, 22µ ...
Page 12
... ISL6537A_6506EVAL1Z Layout 12 Application Note 1124 FIGURE 21. TOP SILK SCREEN FIGURE 22. TOP AN1124.0 January 15, 2007 ...
Page 13
... ISL6537A_6506EVAL1Z Layout 13 Application Note 1124 (Continued) FIGURE 23. INTERNAL 1 GROUND FIGURE 24. INTERNAL 2 POWER AN1124.0 January 15, 2007 ...
Page 14
... ISL6537A_6506EVAL1Z Layout Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding. For information regarding Intersil Corporation and its products, see www.intersil.com ...