C8051F410DK Silicon Laboratories Inc, C8051F410DK Datasheet - Page 29

• Manufacturer Part Number: C8051F410DK
• Description: KIT DEV FOR C8051F41X
• Manufacturer: Silicon Laboratories Inc
• Type: MCUr

Specifications of C8051F410DK

• Contents: Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
• Processor To Be Evaluated: C8051F41x
• Interface Type: USB
• Silicon Manufacturer: Silicon Labs
• Core Architecture: 8051
• Silicon Core Number: C8051F410
• Silicon Family Name: C8051F41x
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: Silicon Laboratories C8051F41x
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1314

1.5.
The C8051F41x devices include an on-chip 12-bit SAR ADC with a 27-channel single-ended input multi-
plexer and a maximum throughput of 200 ksps. The ADC system includes a configurable analog multi-
plexer that selects the positive ADC input, which is measured with respect to GND. Ports 0–2 are available
as ADC inputs; additionally, the on-chip Temperature Sensor output and the core supply voltage (V
available as ADC inputs. User firmware may shut down the ADC or use it in Burst Mode to save power.
Conversions can be started in four ways: a software command, an overflow of Timer 2 or 3, or an external
convert start signal. This flexibility allows the start of conversion to be triggered by software events, a peri-
odic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit
and an interrupt (if enabled) and occur after 1, 4, 8, or 16 samples have been accumulated by a hardware
accumulator. The resulting data word is latched into the ADC data SFRs upon completion of a conversion.
When the system clock is slow, Burst Mode allows ADC0 to automatically wake from a low power shut-
down state, acquire and accumulate samples, then re-enter the low power shutdown state without CPU
intervention.
Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is
either within or outside of a specified range. The ADC can monitor a key voltage continuously in back-
ground mode, but not interrupt the controller unless the converted data is within/outside the specified
range.
1.6.
The C8051F41x devices include two 12-bit current-mode Digital-to-Analog Converters (IDACs). The maxi-
mum current output of the IDACs can be adjusted for four different current settings; 0.25 mA, 0.5 mA,
1 mA, and 2 mA. A flexible output update mechanism allows for seamless full-scale changes, and supports
jitter-free updates for waveform generation. The IDAC outputs can be merged onto a single port I/O pin for
increased full-scale current output or increased resolution. IDAC updates can be performed on-demand,
scheduled on a Timer overflow, or synchronized with an external signal. Figure 1.8 shows a block diagram
of the IDAC circuitry.
C8051F410/2
available on
P2.3-2.6
12-Bit Analog to Digital Converter
Two 12-bit Current-Mode DACs
Sensor
Temp
Analog Multiplexer
GND
VDD
P0.0
P0.7
P1.0
P1.7
P2.0
P2.7
Figure 1.7. 12-Bit ADC Block Diagram
19-to-1
AMUX
Configuration, Control, and Data Registers
Burst Mode
Logic
Rev. 1.1
ADC
12-Bit
SAR
End of
Conversion
Interrupt
C8051F410/1/2/3
Conversion
Start
Window Compare
16
Logic
Accumulator
AD0BUSY (W)
Timer 3 Overflow
CNVSTR Rising Edge
Timer 2 Overflow
ADC Data
Registers
Window
Compare
Interrupt
DD
) are
29