SW-QUARTUS-SE-FIX Altera, SW-QUARTUS-SE-FIX Datasheet - Page 123
SW-QUARTUS-SE-FIX
Manufacturer Part Number
SW-QUARTUS-SE-FIX
Description
QUARTUS II ANNUAL SUBSCRIPTION
Manufacturer
Altera
Type
Design Softwarer
Series
QUARTUS IIr
Specifications of SW-QUARTUS-SE-FIX
Mfg Application Notes
Software Licensing App Note
Core Architecture
CPLD, FPGA
Supported Families
Quartus II, Nios II
Software Edition
Standard
License Type
Fixed - Node
Supported Hosts
Windows
Rohs Compliant
NA
For Use With/related Products
Altera Devices
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1247
FIXEDPC
FIXEDPC
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SW-QUARTUS-SE-FIX
Manufacturer:
Altera
Quantity:
135
- Current page: 123 of 136
- Download datasheet (3Mb)
C
F
Formal Verification
114
ORMAL
HAPTER
f
■
V
ERIFICATION
8: EDA T
I
NTRODUCTION TO THE
2.
3.
The Quartus II software allows you to use formal verification EDA tools to
verify the logical equivalence between source design files and Quartus II
output files.
For Information About
Using the Synopsys PrimeTime
software with the Quartus II software
Using the Mentor Graphics Tau
software with the Quartus II software
OOL
Compile the design in the Quartus II software to generate the STAMP
model files. The Quartus II software places the files in a tool-specific
directory.
Use the STAMP model files in the Tau software to perform board-level
timing verification.
S
UPPORT
Figure 3
Q
UARTUS
shows the formal verification flow.
II S
OFTWARE
Refer To
Synopsys PrimeTime Support chapter in
volume 3 of the Quartus II Handbook
“About Using the Tau Software with the
Quartus II Software” in Quartus II Help
A
LTERA
C
ORPORATION
Related parts for SW-QUARTUS-SE-FIX
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
QUARTUS II Separation Add-On 1yr Subscription
Manufacturer:
Altera
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: