SAB80C537-N Infineon Technologies, SAB80C537-N Datasheet - Page 42

no-image

SAB80C537-N

Manufacturer Part Number
SAB80C537-N
Description
IC MIRCROCONTROLLER 8BIT 84PLCC
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAB80C537-N

Core Processor
8051
Core Size
8-Bit
Speed
12MHz
Connectivity
EBI/EMI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Type
ROMless
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x8b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
84-LCC (J-Lead)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q1612975

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAB80C537-N
Manufacturer:
INFINEON
Quantity:
1 388
Part Number:
SAB80C537-N
Manufacturer:
Infineon
Quantity:
1 349
Part Number:
SAB80C537-N
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAB80C537-N,,780,INFINEON/Ӣ
0
Part Number:
SAB80C537-NT40/85
Manufacturer:
Infineon
Quantity:
1 347
Serial Interface 1
Serial interface 1 can operate in two asynchronous modes:
Mode A:
Mode B:
Variable Baud Rates for Serial Interface 1
Variable baud rates for modes A and B of serial interface 1 can be derived from a dedicated
baud rate generator.
The baud rate clock (baud rate =
running timer with programmable reload register. SAB 80C517 devices with stepping code
"CA" or later provide a 10-bit free running timer for baud rate generation.
Mode A, B baud rate =
Watchdog Units
The SAB 80C517 offers two enhanced fail safe mechanisms, which allow an automatic recov-
ery from hardware failure or software upset:
– programmable watchdog timer (WDT), variable from 512 ms up to about 1.1 s time out
– oscillator watchdog (OWD), monitors the on-chip oscillator and forces the microcontroller to
Programmable Watchdog Timer
The WDT can be activated by hardware or software.
Hardware initialization is done when pin PE/SWD (Pin 4) is held high during RESET. The
SAB 80C517 then starts program execution with the WDT running. Pin PE/SWD doesn’t allow
dynamic switching of the WDT.
Software initialization is done by setting bit SWDT. A refresh of the watchdog timer is done by
setting bits WDT and SWDT consecutively.
A block diagram of the watchdog timer is shown in figure 11.
When a watchdog timer reset occurs, the watchdog timer keeps on running, but a status flag
WDTS is set. This flag can also be manipulated by software.
Semiconductor Group
period @12 MHz. Upward compatible to SAB 80515 watchdog.
go into reset state, in case the on-chip oscillator fails.
9-bit UART, variable baud rate.
11 bits are transmitted (through TXD0) or received (through RXD0): a start bit (0),
8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the
9
the parity bit (P in the PSW) could be moved into TB81 or a second stop bit by
setting TB81 to 1. On reception the 9
register S1CON, while the stop bit is ignored.
8-bit UART, variable baud rate.
10 bits are transmitted (through TXD1) or received (through RXD1): a start bit (0),
8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB81
in special function register S1CON.
th
data bit (TB81 in S1CON) can be assigned to the value of 0 or 1. For example,
----------------------------------------------------------------------- -
32
2
10
baud rate clock
--------------------------------------- -
f
OSC
Reload Value
16
41
th
) is generated by a 8-bit free
data bit goes into RB81 in special function
SAB 80C517/80C537