74LVC3G07 PHILIPS [NXP Semiconductors], 74LVC3G07 Datasheet

no-image

74LVC3G07

Manufacturer Part Number
74LVC3G07
Description
Triple buffer with open-drain output
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVC3G07DP
Manufacturer:
PHI
Quantity:
50 000
Part Number:
74LVC3G07DP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC3G07DPЈ¬125
Manufacturer:
NXP
Quantity:
42 000
1. General description
2. Features
The 74LVC3G07 is a high-performance, low-power, low-voltage, Si-gate CMOS device
and superior to most advanced CMOS compatible TTL families.
Input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
device in a mixed 3.3 V and 5 V environment.
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall
time.
This device is fully specified for partial power-down applications using I
disables the output, preventing the damaging backflow current through the device when it
is powered down.
The 74LVC3G07 provides three non-inverting buffers.
The output of the device is an open drain and can be connected to other open-drain
outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.
74LVC3G07
Triple buffer with open-drain output
Rev. 03 — 01 February 2005
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant input/output for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
ESD protection:
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C.
24 mA output drive (V
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V).
HBM EIA/JESD22-A114-B exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
CC
= 3.0 V)
Product data sheet
off
. The I
off
circuitry

Related parts for 74LVC3G07

74LVC3G07 Summary of contents

Page 1

... Triple buffer with open-drain output Rev. 03 — 01 February 2005 1. General description The 74LVC3G07 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Input can be driven from either 3 devices. This feature allows the use of this device in a mixed 3 ...

Page 2

... Package Temperature range 74LVC3G07DP +125 C 74LVC3G07DC +125 C 74LVC3G07GT +125 C 5. Marking Table 3: Type number 74LVC3G07DP 74LVC3G07DC 74LVC3G07GT 9397 750 14542 Product data sheet Quick reference data = 25 C. amb Parameter Conditions propagation delay V CC input nA to output pF; R ...

Page 3

... GND 001aab022 TSSOP8 Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output mnb137 Fig 2. IEC logic symbol Y GND mna591 ...

Page 4

... 6 GND current CC storage temperature power dissipation +125 C amb = 0 V (Power-down mode), the output voltage can be 5 normal operation. CC Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output Output Min Max 0.5 +6.5 [1] 0.5 +6.5 [1] 0.5 +6.5 [1] [2] 0 ...

Page 5

... 5 GND Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output Min Typ Max 1. +125 Min Typ Max 0 ...

Page 6

... 2 5 and amb Conditions see Figure 6 and Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output Min Typ Max ...

Page 7

... where input V M GND t PLZ output V OL Measurement points are given in Table V is typical output voltage drop that occurs with the output load. OL Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output Min Typ Max [2] [3] - 6.5 - 1.0 - 8.4 0.5 - 5.5 1.0 - 5.3 0.5 - 4.7 0.5 - 3.7 t ...

Page 8

... Termination resistance should be equal to the output impedance Z T generator. Test data Input 2 2 2.7 V 2.5 ns 2 Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output Output EXT V ...

Page 9

... 2.5 scale (1) ( 0.38 0.18 3.1 3.1 0.65 0.22 0.08 2.9 2.9 REFERENCES JEDEC JEITA - - - Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output detail 4.1 0.47 0.5 0.2 0.13 0.1 3.9 0.33 EUROPEAN PROJECTION © Koninklijke Philips Electronics N.V. 2005. All rights reserved. ...

Page 10

... 2.5 scale (1) ( 0.27 0.23 2.1 2.4 0.5 0.17 0.08 1.9 2.2 REFERENCES JEDEC JEITA MO-187 Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output detail 3.2 0.40 0.21 0.4 0.2 0.13 0.15 0.19 3.0 EUROPEAN PROJECTION © Koninklijke Philips Electronics N.V. 2005. All rights reserved. ...

Page 11

... scale 1.05 0.35 0.40 0.6 0.5 0.95 0.27 0.32 REFERENCES JEDEC JEITA - - - MO-252 Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output 4 ( EUROPEAN PROJECTION © Koninklijke Philips Electronics N.V. 2005. All rights reserved. SOT833-1 ISSUE DATE 04-07-22 04-11- ...

Page 12

... Philips Semiconductors 15. Revision history Table 12: Revision history Document ID Release date 74LVC3G07_3 20050201 • Modifications: Changed: type number 74LVC3G07GT (XSON8 package). 74LVC3G07_2 20041027 74LVC3G07_1 20040608 9397 750 14542 Product data sheet Data sheet status Change notice Product data sheet - Product data sheet ...

Page 13

... Rev. 03 — 01 February 2005 74LVC3G07 Triple buffer with open-drain output © Koninklijke Philips Electronics N.V. 2005. All rights reserved ...

Page 14

... Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 18 Disclaimers Contact information . . . . . . . . . . . . . . . . . . . . 13 74LVC3G07 Triple buffer with open-drain output © Koninklijke Philips Electronics N.V. 2005 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice ...

Related keywords