LP3972SQ-I514EV National Semiconductor, LP3972SQ-I514EV Datasheet
LP3972SQ-I514EV
Specifications of LP3972SQ-I514EV
Related parts for LP3972SQ-I514EV
LP3972SQ-I514EV Summary of contents
Page 1
... LDO1 300 mA — LDO2 150 mA — LDO3 150 mA — LDO4 150 mA — LDO5 400 mA ■ 100 mV (typ) dropout © 2009 National Semiconductor Corporation LP3972 Features ■ Compatible with advanced applications processors requiring DVM (Dynamic Voltage Management) ■ Three buck regulators for powering high current processor functions or I/O's ■ ...
Page 2
Simplified Application Circuit www.national.com 20207601 2 ...
Page 3
The lines are pulled up via a I/O source — V LDOs 4, 5 can either be powered from main battery source buck regulator 20207628 www.national.com ...
Page 4
Connection Diagrams and Package Mark Information Note: Circle marks pin 1 position. Note: The actual physical placement of the package marking will vary from part to part. (*) UZTTYY format: 'U' — wafer fab code; 'Z' — assembly code; 'XY' ...
Page 5
... Voltage A413 LP3972SQX- A413 Voltage E514 LP3972SQ-E514 Voltage E514 LP3972SQX- E514 Voltage I414 LP3972SQ-I414 Voltage I414 LP3972SQX-I414 Voltage I514 LP3972SQ-I514 Voltage I514 LP3972SQX-I514 Voltage 0514* LP3972SQ-0514 Voltage 0514* LP3972SQX-0514 * Option 0514 has default tracking enabled. Default V Coding OUT Package Type NSC Package ...
Page 6
Pin Descriptions Pin # Name I/O 1 PWR_ON I 2 nTEST_JIG I 3 SPARE I 4 EXT_WAKEUP O 5 FB1 LDO1 O OUT 8 V LDO2 O OUT 9 nRSTI I 10 GND1 ...
Page 7
Pin # Name I/O 34 BGND1,2 SYNC I 36 SYS_EN I 37 PWR_EN I 38 PGND1 G 39 SW1 O 40 VIN Buck1 I A: Analog Pin D: Digital Pin G: Ground Pin P: Power Pin I: Input ...
Page 8
... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. All Inputs GND to GND SLUG Junction Temperature (T ) J-MAX Storage Temperature Power Dissipation (T = 70°C) (Note 3) A Junction-to-Ambient Thermal Resistance θ (Note 3) ...
Page 9
... LP3972SQ-A413 Version A — 2.8 SYS_EN 1.8 SYS_EN 1.8D SYS_EN 3D SYS_EN 2.8D PWR_EN 1.4 PWR_EN 1.4 SYS_EN 3 SYS_EN 1.8 LP3972SQ-I514 Version I — 2.8 SYS_EN 1.8 SYS_EN 1.8E SYS_EN 3E SYS_EN 3E PWR_EN 1.4 PWR_EN 1.4 SYS_EN 3.3 SYS_EN 1.8 LP3972SQ-0514 Version 0 Tracking enabled 3 ...
Page 10
LDO RTC Unless otherwise noted 3.6V normal type apply for T = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, J −40°C to +125°C. (Notes ...
Page 11
LDOs Unless otherwise noted 3.6V normal type apply for T = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, J −40°C to +125°C. (Notes 2, ...
Page 12
LDO Dropout Voltage vs. Load Current Collect Data For All LDO’s Dropout Voltage vs. Load Current LDO1 Line Regulation V = 1.8 volts volts Load = 100 mA OUT IN Enable Start-up time (LDO1) LDO1 Channel ...
Page 13
Buck Converters SW1, SW2, SW3 Unless otherwise noted 3.6V normal type apply for T = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, J −40°C to +125°C. (Notes 2, ...
Page 14
3.5 volts V = 1.4 volts Forced PWM IN OUT Load Transient 3 3 – 100 mA load IN OUT Startup Startup into PWM Mode 980 mA [channel 1.4 ...
Page 15
Back-Up Charger Electrical Characteristics Unless otherwise noted 3.6V. Typical values and limits appearing in normal type apply for T IN BATT in boldface type apply over the entire junction temperature range for operation, −40°C to +125°C. ...
Page 16
Logic Inputs and Outputs DC Operating Conditions Logic Inputs (SYS_EN, PWR_EN, SYNC, nRSTI, PWR_ON, nTEST_JIG, SPARE and GPI's) Symbol Parameter V Low Level Input Voltage IL V High Level Input Voltage IH I Input Leakage Current LEAK Logic Outputs (nRSTO, ...
Page 17
Compatible Serial Interface Electrical Specifications (SDA and SCL) Unless otherwise noted 3.6V. Typical values and limits appearing in normal type apply for T IN boldface type apply over the entire junction temperature range for operation, ...
Page 18
Buck Converter Operation DEVICE INFORMATION The LP3972 includes three high efficiency step down DC-DC switching buck converters. Using a voltage mode architecture with synchronous rectification, the buck converters have the ability to deliver up to 1600 mA depending on the ...
Page 19
FIGURE 2. Typical PFM Operation During PFM operation, the converter positions the output volt- age slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. ...
Page 20
LDO - LOW DROP OUT OPERATION The LP3972 can operate at 100% duty cycle (no ...
Page 21
Compatible Interface DATA VALIDITY The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when ...
Page 22
Write Cycle Read Cycle When a READ function accomplished, a WRITE function must precede the READ function as follows write (SDA = “0” read (SDA = “1”) ack = acknowledge (SDA pulled down ...
Page 23
MULTI-BYTE COMMAND SEQUENCE To correctly function with the Monahan’s Power Management the LP3972’ serial interface shall support Random register Multi-byte command sequencing: During a multi-byte write the Master sends the Start ...
Page 24
LP3972 CONTROL REGISTER Register Address Register Name 8h’07 8h’10 OVER1 8h’11 OVSR1 8h’12 OVER2 8h’13 OVSR2 8h’20 8h’23 ADTV1 8h’24 ADTV2 8h’25 8h’26 CDTC1 8h’27 CDTC2 8h’29 SDTV1 8h’2A SDTV2 8h’32 MDTV1 8h’33 MDTV2 8h’39 L2VCR 8h’3A L34VCR 8h’80 8h’81 ...
Page 25
OUTPUT VOLTAGE ENABLE REGISTER 1 This register enables or disables the low voltage supplies LDO1 and Buck1. See details below. Output Voltage Enable Register 1 (OVER1) 8h’10 Bit 7 Designation Reset Value 0 Output Voltage Enable Register 1 (OVER1) 8h’10 ...
Page 26
OUTPUT VOLTAGE ENABLE REGISTER 2 This 8 bit output register enables and disables the output voltages on the LDOs 2,3,4 supplies. Output Voltage Enable Register 2 (OVER2) 8h’12 Bit 7 6 Designation Reserved Reset Value 0 0 Note: ** denotes ...
Page 27
DVM VOLTAGE CHANGE CONTROL REGISTER 1 DVM Voltage Change Control Register 1 (V Bit 7 Designation MVS Reset Value 0 DVM Voltage Change Control Register 1 (V Bit Access 7 R/W 6 R/W 5 R/W 4 R/W — 3:2 1 ...
Page 28
BUCK1 (V _APPS) VOLTAGE 1 CC Buck1 (V _APPS) Target Voltage 1 Register (ADTV1) 8h’23 CC Bit 7 Designation Reset Value 0 Note: ** denotes one time factory programmable Buck1 (V _APPS) Target Voltage 1 Register (ADTV1) 8h’23 Definitions CC ...
Page 29
BUCK1 (V _APPS) TARGET VOLTAGE 2 REGISTER CC Buck1 (V _APPS) Target Voltage 2 Register (ADTV2) 8h’24 CC Bit 7 Designation Reset Value 0 Buck1 (V _APPS) Target Voltage 2 Register (ADTV2) 8h’24 Definitions CC Bit Access — 7:5 4:0 ...
Page 30
BUCK1 (V _APPS) VOLTAGE RAMP CONTROL REGISTER CC Buck1 (V _APPS) Voltage Ramp Control Register (AVRC) 8h’25 CC Bit Designation Reset Value Buck1 (V _APPS) Voltage Ramp Control Register (AVRC) 8h’25 Definitions CC Bit Access — 7:5 4:0 R/W www.national.com ...
Page 31
V _COMM TARGET VOLTAGE 1 DUMMY REGISTER (CDTV1 _COMM Target Voltage 1 Dummy Register (CDTV1) 8h’26 Write Only CC Bit Designation Reset Value Note: CDTV1 must be writable controller. This is a dummy ...
Page 32
LDO5 (V _SRAM) TARGET VOLTAGE 2 REGISTER CC LDO5 (V _SRAM) Target Voltage 2 Register (SDTV2) 8h’2A CC Bit 7 Designation Reset Value 0 LDO5 (V _SRAM) Target Voltage 2 Register (SDTV2) 8h’2A Definitions CC Bit Access — 7:5 4:0 ...
Page 33
LDO1 (V _MVT) TARGET VOLTAGE 1 REGISTER (MDTV1) CC LDO1 (V _MVT) Target Voltage 1 Register (MDTV1) 8h’32 CC Bit Designation Reset Value Note: ** denotes one time factory programmable EPROM registers for default values LDO1 (V _MVT) Target Voltage ...
Page 34
LDO1 (V _MVT) TARGET VOLTAGE 2 REGISTER CC LDO1 (V _MVT) Target Voltage 2 Register (MDTV2) 8h’33 CC Bit Designation Reset Value LDO1 (V _MVT) Target Voltage 2 Register (MDTV2) 8h’33 Definitions CC Bit Access — 7:5 4:0 R/W www.national.com ...
Page 35
LDO2 VOLTAGE CONTROL REGISTER (L12VCR) LDO2 Voltage Control Register (L12VCR) 8h’39 Bit Designation Reset Value Note: ** denotes one time factory programmable EPROM registers for default values LDO2 Voltage Control Register (L12VCR) 8h’39 Definitions Bit Access 7:4 R/W — 3:0 ...
Page 36
LDO4 – LDO3 VOLTAGE CONTROL REGISTER (L34VCR) LDO4 – LDO3 Voltage Control Register (L34VCR) 8h’3A Bit 7** Designation LDO4 Output Voltage (L4OV) Reset Value 0 Note: ** denotes one time factory programmable EPROM registers for default values LDO4 – LDO3 ...
Page 37
NSC DEFINED CONTROL AND STATUS REGISTERS SYSTEM CONTROL REGISTER 1 (SCR1) System Control Register 1 (SCR1) 8h’80 Bit 7** 6** Designation BPSEN SENDL Reset Value 0 1 Note: ** denotes one time factory programmable EPROM registers for default values System ...
Page 38
SYSTEM CONTROL REGISTER 2 (SCR2) System Control Register 2 (SCR2) 8h’81 Bit 7 Designation BBCS 1 Note: ** denotes one time factory programmable EPROM registers for default values System Control Register 2 (SCR2) 8h’81 Definitions Bit Access 7 R/W 6 ...
Page 39
OUTPUT ENABLE 3 REGISTER (OEN3) 8H’82 Bit 7 6 Designation Reserved Reset Value 0 0 Note: ** denotes one time factory programmable EPROM registers for default values OUTPUT ENABLE 3 REGISTER (OEN3) 8H’82 DEFINITIONS Bit Access — 7:5 4 R/W ...
Page 40
Bit Access 2:0 R www.national.com Name BCT Binary coded thermal management flag status register Data Code 000 001 010 011 100 101 110 111 40 Description Temperature Ascending ° 100 120 140 160 Reserved ...
Page 41
LOGIC OUTPUT ENABLE REGISTER (LOER) 8H’84 Bit 7 Designation Reserved Reset Value 0 Note: ** denotes one time factory programmable EPROM registers for default values LOGIC OUTPUT ENABLE REGISTER (LOER) DEFINITIONS 8H’84 Bit Access — R/W 5 R/W ...
Page 42
V _BUCK2 TARGET VOLTAGE REGISTER (B2TV) 8H’85 CC Bit 7 Designation Reset Value 0 Note: ** denotes one time factory programmable EPROM registers for default values V _BUCK2 TARGET VOLTAGE REGISTER (B2TV) 8H’85 DEFINITIONS CC Bit Access — 7:5 4:0 ...
Page 43
V _BUCK3:2 VOLTAGE RAMP CONTROL REGISTER (B32RC _Buck3:2 Voltage Ramp Control Register (B32RC) 8h’87 CC Bit 7 Designation Reset Value 1 Buck3:2 Voltage Ramp Control Register (B3RC) 8h’87 Definitions Bit Access 7:4 R/W 3:0 R ...
Page 44
INTERRUPT STATUS REGISTER ISRA This register specifies the status bits for the interrupts generated by the PMIC. Thermal warning of the IC, GPIO1, GPIO2, PWR_ON pin, TEST_JIG factory programmable on signal, and the SPARE pin. Interrupt Status Register ISRA 8h’88 ...
Page 45
BACKUP BATTERY CHARGER CONTROL REGISTER (BCCR) This register specifies the status of the main battery supply. NBUB bit Backup Battery Charger Control Register (BCCR) 8h’89 Bit 7** Designation NBUB Reset Value 0 Note: ** denotes one time factory programmable EPROM ...
Page 46
MARVELL PXA INTERNAL 1 REVISION REGISTER (II1RR) 8H’8E Bit Designation Reset Value MARVELL PXA INTERNAL 1 REVISION REGISTER (II1RR) 8H’8E DEFINITIONS Bit Access 7:0 R MARVELL PXA INTERNAL 2 REVISION REGISTER (II2RR) 8H’8F Bit Designation Reset Value MARVELL PXA INTERNAL ...
Page 47
Register A Address, Ach, Device Address, Register A Data, Ach Register M Address, Ach, Register M Data, Ach Register X Address, Ach, Register X Data, Ach Register Z Address, Ach, Register Z Data, Ach, Stop Example 2) Voltage change Sequence ...
Page 48
LP3972 Controls DIGITAL INTERFACE CONTROL SIGNALS Signal SYS_EN High Voltage Power Enable PWR_EN Low Voltage Power Enable SCL Serial Bus Clock Line SDA Serial Bus Data Line nRSTI Forces an unconditional hardware reset nRSTO Forces an unconditional hardware reset nBATT_FLT ...
Page 49
WAKE-UP FUNCTIONALITY (PWR_ON, nTEST_JIG, SPARE AND EXT_WAKEUP) Three input pins can be used to assert wakeup output for 10 ms for application processor notification to wakeup. SPARE Input can be programmed through compatible interface to be active ...
Page 50
GENERAL PURPOSE I/O FUNCTIONALITY (GPIO1 AND GPIO2) LP3972 has 2 general purpose I/Os for system control. I compatible interface will be used for setting any of the pins to Controls GPIO<1> GPIO<1> ...
Page 51
THERMAL MANAGEMENT Application: There is a mode wherein all 6 comparators (flags) can be turned on via the “enallflags” control register bit. This mode allows the user to interrogate the device or system temperature under the set operating conditions. Thus, ...
Page 52
Application Note - LP3972 Reset Sequence INITIAL COLD START POWER ON SEQUENCE 1. The Back up battery is connected to the PMU, power is applied to the back-up battery pin, the LDO_RTC turns on and supplies a stable output voltage ...
Page 53
POWER-ON TIMING Symbol Description t1 Delay from V _RTC assertion to nRSTO de-assertion CC t2 Delay from nBATT_FLT de-assertion to nRSTI assertion t3 Delay from nRST de-assertion to SYS_EN assertion t4 Delay from SYS_EN assertion to PWR_EN assertion t5 Delay ...
Page 54
Application Hints LDO CONSIDERATIONS External Capacitors The LP3972’s regulators require external capacitors for reg- ulator stability. These are specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance. Input ...
Page 55
BUCK CONSIDERATIONS Inductor Selection There are two main considerations when choosing an induc- tor; the inductor should not saturate, and the inductor current ripple is small enough to achieve the desired output voltage ripple. Different saturation current rating specs are ...
Page 56
Model GRM21BR60J106K JMK212BJ106K C2012X5R0J106K www.national.com TABLE 2. Suggested Capacitor and Their Suppliers Type Vendor Ceramic, X5R Murata Ceramic, X5R Taiyo-Yuden Ceramic, X5R TDK 56 Case Size Voltage Inch (mm) 6.3V 0805 (2012) 6.3V 0805 (2012) 6.3V 0805 (2012) ...
Page 57
Buck Output Ripple Management If V and I increase, the output ripple associated with the IN LOAD Buck Regulators also increases. The figure below shows the safe operating area. To ensure operation in the area of con- cern it is ...
Page 58
Board Layout Considerations PC board layout is an important part of DC-DC converter de- sign. Poor board layout can disrupt the performance of a DC- DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss ...
Page 59
Physical Dimensions inches (millimeters) unless otherwise noted 40-Pin Leadless Leadframe Package NS Package Number SQF40A 59 www.national.com ...
Page 60
... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...