ds92lv1212 National Semiconductor Corporation, ds92lv1212 Datasheet

no-image

ds92lv1212

Manufacturer Part Number
ds92lv1212
Description
16-40 Mhz 10-bit Bus Lvds Random Lock Deserializer With Embedded Clock Recovery
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ds92lv1212A
Manufacturer:
ON
Quantity:
12
Part Number:
ds92lv1212A
Quantity:
6
Part Number:
ds92lv1212AMSA
Manufacturer:
national
Quantity:
286
Part Number:
ds92lv1212AMSA
Manufacturer:
NSC
Quantity:
11
Part Number:
ds92lv1212AMSA
Quantity:
2 772
Part Number:
ds92lv1212AMSA
Manufacturer:
TI
Quantity:
6
Part Number:
ds92lv1212AMSA-NOPB
Manufacturer:
NSC
Quantity:
56
Part Number:
ds92lv1212AMSAX
Quantity:
3 018
Part Number:
ds92lv1212AMSAX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ds92lv1212AMSAX/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
ds92lv1212AMSAX/NOPB
Quantity:
500
Part Number:
ds92lv1212TMSA
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ds92lv1212TMSAX
Manufacturer:
NS/国半
Quantity:
20 000
© 1999 National Semiconductor Corporation
DS92LV1212
16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer
with Embedded Clock Recovery
General Description
The DS92LV1212 is an upgrade of the DS92LV1210. It
maintains all of the features of the DS92LV1210 with the ad-
ditional capability of locking to the incoming data stream
without the need of SYNC patterns. This makes the
DS92LV1212 useful in applications where the Deserializer
must be operated “open-loop” — without a feedback path
from the Deserializer to the Serializer. The DS92LV1212 is
designed to be used with the DS92LV1021 Bus LVDS Serial-
izer. The DS92LV1212 receives a Bus LVDS serial data
stream and transforms it into a 10-bit wide parallel data bus
and separate clock. The reduced cable, PCB trace count
and connector size saves cost and makes PCB layout
easier. Clock-to-data and data-to-data skews are eliminated
since one input receives both clock and data bits serially.
The powerdown pin is used to save power by reducing the
supply current when the device is not in use. The Deserial-
izer will establish lock to a synchronization pattern within
specified lock times but it can also lock to a data stream with-
out SYNC patterns.
Block Diagram
TRI-STATE
®
is a registered trademark of National Semiconductor Corporation.
DS100982
Features
n Clock recovery without SYNC patterns-random lock
n Guaranteed transition every data transfer cycle
n Chipset (Tx + Rx) power consumption
n Single differential pair eliminates multi-channel skew
n 400 Mbps serial Bus LVDS bandwidth (at 40 MHz clock)
n 10-bit parallel interface for 1 byte data plus 2 control bits
n Synchronization mode and LOCK indicator
n Flow-through pinout for easy PCB layout
n High impedance on receiver inputs when power is off
n Programmable edge trigger on clock
n Footprint compatible with DS92LV1210
n Small 28-lead SSOP package-MSA
40MHz
or UTOPIA I Interface
DS100982-1
<
300mW (typ)
www.national.com
April 1999
@

Related parts for ds92lv1212

Related keywords