IDT71V124 Integrated Device Technology, IDT71V124 Datasheet

no-image

IDT71V124

Manufacturer Part Number
IDT71V124
Description
3.3v Cmos Static Ram 1 Meg 128k X 8-bit Revolutionary Pinout
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT71V124
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71V124-SA10PH
Manufacturer:
ITD
Quantity:
20 000
Part Number:
IDT71V124-SA12PH
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71V124HSA12PH
Manufacturer:
TEXAS
Quantity:
3 291
Part Number:
IDT71V124S10PHI
Manufacturer:
IDT
Quantity:
5 704
Part Number:
IDT71V124S10Y
Manufacturer:
IDT
Quantity:
5 380
Part Number:
IDT71V124S12Y
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT71V124S12YI
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT71V124S15Y
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT71V124S15YI
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT71V124S20Y
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT71V124SA10
Manufacturer:
IDT
Quantity:
3 373
Part Number:
IDT71V124SA10
Manufacturer:
CMD
Quantity:
3 381
Part Number:
IDT71V124SA10PHG
Manufacturer:
IDT
Quantity:
20 000
Features
Functional Block Diagram
©2000 Integrated Device Technology, Inc.
128K x 8 advanced high-speed CMOS static RAM
JEDEC revolutionary pinout (center power/GND) for
reduced noise
Commercial (0°C to +70°C) and Industrial (–40°C to
+85°C) temperature options
Equal access and cycle times
— Industrial and Commercial: 15/20ns
One Chip Select plus one Output Enable pin
Bidirectional inputs and outputs directly
LVTTL-compatible
Low power consumption via chip deselect
Available in 32-pin 400 mil Plastic SOJ.
I/O
0
- I/O
A
A
16
7
0
WE
OE
CS
8
ADDRESS
DECODER
8
3.3V CMOS Static RAM
1 Meg (128K x 8-Bit)
Revolutionary Pinout
CONTROL
LOGIC
1
Description
nized as 128K x 8. It is fabricated using IDT’s high-performance, high-
reliability CMOS technology. This state-of-the-art technology, com-
bined with innovative circuit design techniques, provides a cost-
effective solution for high-speed memory needs. The JEDEC center
power/GND pinout reduces noise generation and improves system
performance.
7ns, with address access times as fast as 15ns available. All bidirec-
tional inputs and outputs of the IDT71V124 are LVTTL-compatible and
operation is from a single 3.3V supply. Fully static asynchronous
circuitry is used; no clocks or refreshes are required for operation.
The IDT71V124 is a 1,048,576-bit high-speed static RAM orga-
The IDT71V124 has an output enable pin which operates as fast as
The IDT71V124 is packaged in 32-pin 400 mil Plastic SOJ.
MEMORY ARRAY
I/O CONTROL
1,048,576-BIT
3484 drw 01
AUGUST 2000
IDT71V124
8
DSC-3484/05

Related parts for IDT71V124

IDT71V124 Summary of contents

Page 1

... The JEDEC center power/GND pinout reduces noise generation and improves system performance. The IDT71V124 has an output enable pin which operates as fast as 7ns, with address access times as fast as 15ns available. All bidirec- tional inputs and outputs of the IDT71V124 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used ...

Page 2

... IDT71V124, 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit), Revolutionary Pinout Pin Configuration I SO32 I GND SOJ ...

Page 3

... IDT71V124, 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit), Revolutionary Pinout DC Electrical Characteristics (V = 3.3V ± 10 0.2V Symbol Dynamic Operating Current < Outputs Open Standby Power Supply Current (TTL Level > Outputs Open Full Standby Power Supply Current (CMOS Level) ...

Page 4

... IDT71V124, 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit), Revolutionary Pinout AC Electrical Characteristics Symbol READ CYCLE t Read Cycle Time RC t Address Access Time AA t Chip Select Access Time ACS (1) Chip Select to Output in Low-Z t CLZ (1) Chip Deselect to Output in High-Z t CHZ t Output Enable to Output Valid ...

Page 5

... IDT71V124, 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit), Revolutionary Pinout Timing Waveform of Read Cycle No. 1 ADDRESS OE CS DATA OUT SUPPLY CC CURRENT I SB Timing Waveform of Read Cycle No. 2 ADDRESS PREVIOUS DATA DATA OUT NOTES HIGH for Read Cycle. 2. Device is continuously selected LOW. ...

Page 6

... IDT71V124, 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit), Revolutionary Pinout Timing Waveform of Write Cycle No.1 (WE Controlled Timing) ADDRESS DATA OUT DATA IN Timing Waveform of Write Cycle No. 2 (CS Controlled Timing) ADDRESS DATA IN NOTES write occurs during the overlap of a LOW CS and a LOW WE. ...

Page 7

... IDT71V124, 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit), Revolutionary Pinout Ordering Information IDT 71V124 S XX Device Power Speed Type X X Package Process/ Temperature Range Blank 6.42 7 Commercial and Industrial Temperature Ranges Commercial (0°C to +70°C ) Industrial (-40°C to +85° 400-mil SOJ (SO32-3) ...

Page 8

... IDT71V124, 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit), Revolutionary Pinout Datasheet Document History 11/1/99 Updated to new format Pg. 2 Expressed commercial and industrial temperature ranges on DC Electrical table Pg. 2 Added Recommended Operating Temperature and Supply Voltage table Pg. 4 Expressed commercial and industrial ranges on AC Electrical table Pg ...

Related keywords