MC100LVEP111 ON Semiconductor, MC100LVEP111 Datasheet
MC100LVEP111
Available stocks
Related parts for MC100LVEP111
MC100LVEP111 Summary of contents
Page 1
... To ensure tightest skew, both sides of differential outputs identically terminate into 50 W even if only one output is being used output pair is unused, both outputs may be left open (unterminated) without affecting skew. The MC100LVEP111, as with most other ECL devices, can be operated from a positive V supply in PECL mode. This allows the CC LVEP111 to be used for high performance clock distribution in +3 ...
Page 2
... Pins will default LOW when left open. ** Pins will default to 2/ Table 2. FUNCTION TABLE CLK_SEL MC100LVEP111 Figure 2. QFN-32 Pinout (Top View) http://onsemi.com 2 FUNCTION ECL/PECL/HSTL CLK Input ECL/PECL/HSTL CLK Input ECL/PECL Outputs ECL/PECL Active Clock Select Input Reference Voltage Output Positive Supply ...
Page 3
... MC100LVEP111 Table 3. ATTRIBUTES Characteristics Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Charged Device Model Moisture Sensitivity (Note 1) Flammability Rating Oxygen Index Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 1. For additional information, refer to Application Note AND8003/D. CLK0 ...
Page 4
... Pb-Free (QFN-32 Only) Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. MC100LVEP111 Condition 1 Condition 2 V ...
Page 5
... Input and output parameters vary 1:1 with V 7. All loading with 2 Single ended input operation is limited min varies 1:1 with IHCMR EE IHCMR input signal. MC100LVEP111 (Note -40°C Min Typ Max Min 60 90 ...
Page 6
... Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. MC100LVEP111 ...
Page 7
... Measured with 750 mV source, 50% duty cycle clock source. All loading with 15. Skew is measured between outputs under identical transitions and conditions on any one device. 16. Device-to-Device skew for identical transitions at identical V 800 700 600 500 400 300 200 100 0 0 MC100LVEP111 = -2.375 to -3 -40°C Min Typ Max 3 325 400 ...
Page 8
... LVTTL Single-Ended Driver V Figure 9. Single-Ended Interface LVCMOS/LVTTL in Interface MC100LVEP111 V CC LVDS Driver GND V CC CML Driver V EE Figure 8. Standard 50 W Load CML in Interface MC100LVEP111 CLKx CLK GND http://onsemi.com MC100LVEP111 0 CLKx 50 W* 100 CLK GND Figure 6. LVDS in Interface MC100LVEP111 CLKx CLK = ...
Page 9
... Application Note AND8020/D - Termination of ECL Logic Devices.) ORDERING INFORMATION Device MC100LVEP111FA MC100LVEP111FAG MC100LVEP111FAR2 MC100LVEP111FARG MC100LVEP111MNG MC100LVEP111MNRG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Resource Reference of Application Notes AN1405/D AN1406/D AN1503/D AN1504/D ...
Page 10
... - DETAIL - -AB- SEATING -AC- PLANE 0.10 (0.004) AC MC100LVEP111 PACKAGE DIMENSIONS 32 LEAD LQFP CASE 873A-02 ISSUE C 4X 0.20 (0.008) AB T 0.20 (0.008 DETAIL NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE ...
Page 11
... BSC D2 2.950 3.100 3.250 E 5.00 BSC E2 2.950 3.100 3.250 e 0.500 BSC K 0.200 --- --- L 0.300 0.400 0.500 5.30 3.20 3.20 5. 0.50 PITCH DIMENSIONS: MILLIMETERS ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative. MC100LVEP111/D ...