UPD75216ACW

Manufacturer Part NumberUPD75216ACW
Description4-BIT SINGLE-CHIP MICROCOMPUTER
ManufacturerNEC
UPD75216ACW datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
Page 18/72:

CLOCK GENERATOR

Download datasheet (524Kb)Embed
PrevNext
5.2

CLOCK GENERATOR

The clock generator operations are determined by the processor clock control register (PCC) and the system clock
control register (SCC).
The clock generator has two types: main system clock and subsystem clock.
The instruction execution time can be changed.
0.95 s, 1.91 s, 15.3 s (Main system clock: at 4.19 MHz operation)
122 s (Subsystem clock: at 32.768 kHz operation)
Fig. 5-1 Clock Generator Block Diagram
XT1
Subsystem
Clock
XT2
Oscillator
X1
Main System
Clock
X2
Oscillator
SCC
Oscillation
Stop
SCC3
SCC0
PCC
PCC0
PCC1
4
PCC2
HALT*
PCC3
STOP*
PCC2 and
PCC3
STOP F/F
Clear
Q
* Instruction execution
Remarks
1.
f
= Main system clock frequency
X
2.
f
= Subsystem clock frequency
XT
3.
f
= System clock frequency
XX
4.
= CPU clock
5.
PCC: Processor clock control register
6.
SCC: System clock control register
7.
1 clock cycle (t
) of
CY
ELECTRICAL SPECIFICATIONS.
18
f
XT
Watch Timer
Timer/Pulse
Generator
1/8~1/4096
f
XX
Frequency Divider
f
X
1/2 1/6
HALT F/F
S
R
S
R
is 1 machine cycle of an instruction. For t
PD75216A
• FIP Controller
• Basic Interval Timer (BT)
• Timer/Event Counter
• Serial Interface
• Watch Timer
• INT0 Noise Eliminator
Frequency
Divider
1/4
• CPU
• INT0 Noise Eliminator
• INT1 Noise Eliminator
Q
Wait Release Signal from BT
RES Signal (Internal Reset)
Standby Release Signal from
Interrupt Control Circuit
, see ”AC Characteristics“ in 12.
CY