MC68HC705C8ACS

Manufacturer Part NumberMC68HC705C8ACS
ManufacturerFreescale Semiconductor, Inc
MC68HC705C8ACS datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
Page 57/222:

Interrupt Processing

Download datasheet (3Mb)Embed
PrevNext
Freescale Semiconductor, Inc.
4.4 Interrupt Processing
The CPU takes these actions to begin servicing an interrupt:
1. Stores the CPU registers on the stack in the order shown in
2. Sets the I bit in the CCR to prevent further interrupts
3. Loads the program counter with the contents of the appropriate
Function
Reset
Software
interrupt
(SWI)
External
interrupt
Timer
interrupts
SCI
interrupts
SPI
interrupts
The return-from-interrupt (RTI) instruction causes the CPU to recover
the CPU registers from the stack as shown in
MC68HC705C8A — Rev. 3
MOTOROLA
For More Information On This Product,
Figure 4-4
interrupt vector locations as shown in
Table 4-1. Reset/Interrupt Vector Addresses
Local
Global
Source
Mask
Mask
Power-on
logic
None
None
RESET pin
User code
None
None
IRQ pin
None
I bit
Port B pins
ICF bit
ICIE bit
OCF bit
OCIE bit
I bit
TOF bit
TOIE bit
TDRE bit
TCIE bit
TC bit
RDRF bit
I bit
RIE bit
OR bit
IDLE bit
ILIE bit
SPIF bit
SPIE
I bit
MODF bit
Interrupts
Go to: www.freescale.com
Interrupts

Interrupt Processing

Table
4-1.
Priority
Vector Address
(1 = Highest)
1
$1FFE–$1FFF
Same priority
as any
$1FFC–$1FFD
instruction
2
$1FFA–$1FFB
3
$1FF8–$1FF9
4
$1FF6–$1FF7
5
$1FF4–$1FF5
Figure
4-4.
Technical Data