EP910ILI-12 External Timing Parameters - Altera Corporation

no-image

EP910ILI-12

Manufacturer Part Number
EP910ILI-12
Description
Manufacturer
Altera Corporation
Datasheet

Specifications of EP910ILI-12

Dc
0201
Classic EPLD Family Data Sheet
Table 19. EP910 External Timing Parameters
Symbol
Parameter
t
Input to non-registered output
PD1
t
I/O input to non-registered output
PD2
t
Input to output enable
PZX
t
Input to output disable
PXZ
t
Asynchronous output clear time
CLR
f
Maximum frequency
MAX
t
Global clock input setup time
SU
t
Global clock input hold time
H
t
Global clock high time
CH
t
Global clock low time
CL
t
Global clock to output delay
CO1
t
Global clock minimum clock period
CNT
f
Maximum internal global clock
CNT
frequency
t
Array clock input setup time
ASU
t
Array clock input hold time
AH
t
Array clock high time
ACH
t
Array clock low time
ACL
t
Output data hold time after clock
ODH
t
Array clock to output delay
ACO1
t
Array clock minimum clock period
ACNT
f
Maximum internal array clock
ACNT
frequency
772
Tables 19
and
20
show the timing parameters for EP910 devices.
Notes (1), (2)
Conditions
EP910-30
Min Max Min Max Min Max
C1 = 35 pF
30.0
C1 = 35 pF
33.0
C1 = 35 pF
30.0
(4)
C1 = 5 pF
30.0
C1 = 35 pF
33.0
(5)
41.7
24.0
0.0
12.0
12.0
C1 = 35 pF
18
(6)
30.0
(6)
33.3
10.0
15.0
15.0
15.0
C1 = 35 pF
(7)
1.0
C1 = 35 pF
33.0
30.0
(6)
33.3
EP910-35
EP910-40
Non-
Turbo
Adder
35.0
40.0
30.0
38.0
43.0
30.0
35.0
40.0
30.0
35.0
40.0
30.0
38.0
43.0
30.0
37.0
32.3
0.0
27.0
31.0
30.0
0.0
0.0
0.0
13.0
15.0
0.0
13.0
15.0
0.0
21.0
24.0
0.0
35.0
40.0
0.0
28.6
25.0
0.0
10.0
10.0
30.0
15.0
15.0
0.0
16.0
17.0
0.0
16.0
17.0
0.0
1.0
1.0
38.0
43.0
30.0
35.0
40.0
0.0
28.6
25.0
0.0
Altera Corporation
Unit
(3)
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
MHz

Related parts for EP910ILI-12