CXA2125Q Sony, CXA2125Q Datasheet
CXA2125Q
Related parts for CXA2125Q
CXA2125Q Summary of contents
Page 1
... Audio/Video Switch with Electronic Volume for 3 Scart Description 2 The CXA2125Q programmable audio, video switch designed primarily for set top box applications. It interfaces from digital encoder sources to TV, VCR and auxiliary scart connectors. Features • 3 scart independent audio/video switching (TV, VCR, AUX) • ...
Page 2
... ZCD MONO SWITCH 8dB 1dB 0/6dB Selectable Gain Stage AUDIO_SWITCH2 (VCR) MONO SWITCH AUDIO_SWITCH3 (AUX) MONO SWITCH Mute Interface LOGIC P.O.D 3. – 2 – CXA2125Q Typical Connection 100 50 TV_FBLANK 100 48 VOUT1 TV BLUE 100 47 VOUT2 TV GREEN TV 100 46 VOUT3 TV RED/C 100 49 VOUT4 ...
Page 3
... VID_V 60 CC VIN2 61 VID_BIAS 62 VIN1 63 FNC_VCR – 3 – CXA2125Q LOUT2 31 ROUT2 30 FNC_TV 29 LIN5 28 LOGIC 27 RIN5 AUD_GND 26 VIN16 25 LIN4 24 VIN15 23 RIN4 22 VIN14 21 AUD_V ...
Page 4
... 100 280 A 39 – 4 – CXA2125Q Description = 9V CC Video signal inputs. An input coupling capacitor is required. (typ = 0.47µF) Audio signal inputs. An input coupling capacitor is required. (typ = 2.2µ Video signal outputs. ...
Page 5
... V 20k 19 20k 12V CC 120 15k 30 3k – 5 – CXA2125Q Description Audio signal outputs. A coupling capacitor may be used. 20k (typ = 10µ Reference Bias for video circuit. Connected to GND with capacitor. (typ = 47µ Reference Bias for audio circuit ...
Page 6
... V = 12V CC CC 1mA 56 413 15pF 40k 10k 40k 4.5k – 6 – CXA2125Q Description Pin connected to emitter of external regulator transistor. Connection to base of external regulator transistor. Max I = 1mA 120 clock input data input/output. ...
Page 7
... V 100 100 A 100 50 100 A = 12V 147 – 7 – CXA2125Q Description HW MUTE: This pin is active high > 2.5V < 9V. When high, all audio muted. Open collector logic pins Fast Blank output set input FBLK_IN1, FBLK_IN2, or FBLK_IN3. High = 5.3V Low = 1.2V Connected to external emitter follower ...
Page 8
... Pin Symbol No. voltage FNC_VCR 64 — FNC_AUX RIN1 3 4.5V 5 LIN1 Equivalent circuit 12.5k 12. 25k 10k = 12V 4.5V 33k – 8 – CXA2125Q Description = 9V Function switching input. (Scart pin 8) Audio signal inputs. A coupling capacitor is required for these inputs. (typ = 2.2µF) ...
Page 9
... At output, non-linearity = – 1.7Vp-p 5-step modulated staircase. (Chroma and Burst are 150mVp-p 4.43MHz) (Fig.2) as above. (Fig.2) Percentage reduction in sync pulse (0.4Vp-p), with tip at –1.2V input offset. (Fig.4) – 9 – CXA2125Q Nominal conditions (Ta = 25°C) Min. Typ. Max. Unit Min. ...
Page 10
... No load (Fig 1kHz, 0.5Vrms, unweighted response; LPF @400Hz, HPF @80kHz. (Fig 1kHz (Fig 1kHz (Fig 1kHz, 1Vrms input on one input, measure on any other audio output. (Fig.6) – 10 – CXA2125Q Min. Typ. Max. Unit 4.2 4.5 4 ...
Page 11
... Set (Fig. 1kHz, 0.5Vrms input. Set (Fig. 1kHz, 1Vrms input. (Fig.6) Offset voltage between any audio input and RTV, LTV outputs. (Fig.5) – 11 – CXA2125Q Min. Typ. Max. Unit –30 — +30 mV — 66 — ...
Page 12
... Minimum data preparation t SU;DAT time t Rise time R t Fall time F Minimum waiting time for t SU;STO stop preparation Nominal conditions (Ta = 25°C, Vcc_12V = 12V, VREG_9V = 9V) Conditions With SDA, 3mA current supplied – 12 – CXA2125Q Min. Typ. Max. Unit 2.3 — 5 — 1 — 0 — ...
Page 13
... CXA2125Q SCL SDA Fig. 1. Video system (d.c. test) – 13 – CXA2125Q V +12V +12V +12V Measurement BC547B BC547B BC547B point ...
Page 14
... CXA2125Q SCL SDA input impedance, an external video line – 14 – CXA2125Q V +12V +12V +12V Measurement BC547B BC547B BC547B point ...
Page 15
... CXA2125Q SCL SDA V Measurement point Fig. 3. Video system (input impedance) – 15 – CXA2125Q + 56k ...
Page 16
... CXA2125Q SCL SDA Fig. 4. Video system (linearity) – 16 – CXA2125Q V +12V +12V +12V Measurement BC547B BC547B BC547B point ...
Page 17
... SW1 + CXA2125Q SCL SDA Fig. 5. Audio system (d.c. tests) – 17 – CXA2125Q Output measurement point + Input measurement point ...
Page 18
... When muting audio using hardware mute, SW1 is closed. HW mute +5V 1k SW1 + CXA2125Q SCL SDA – 18 – CXA2125Q Measurement point V 10k 2.2 F 600 29 28 2.2 F 600 600 24 2 600 22 2 ...
Page 19
... SW1 + CXA2125Q SCL SDA Fig. 7. Audio system (bandwidth) – 19 – CXA2125Q Measurement point 600 2 600 2 600 24 2 600 22 2 ...
Page 20
... PHONO_L CC DIG_V 560 VOUT7 RTV F 10 560 VOUT5 LTV F 10 DIG_GND VOUT6 HW_MUTE VOUT3 VOUT2 VOUT1 VOUT4 TV_FBLANK FBLK_IN3 – 20 – CXA2125Q AUD_BIAS LIN3 VIN10 RIN3 VIN6 LIN2 VIN3 RIN2 SDA VIN12 SCL VIN11 VID_GND VIN8 LIN1 VIN7 RIN1 VIN4 FNC_AUX ...
Page 21
... Each video output can be individually turned off using the I approximately 0V and hence the current consumption of the external emitter followers is reduced. VID_V = 9V CC Switch 100 Amp 120k Vbias Vbias Video Element 2 C. When turned off, the output dc voltage is – 21 – CXA2125Q +12V Scart Out BC547B 75 Load 75 1k ...
Page 22
... TV Audio Output Volume Control 8dB 1dB 0/6dB ZCD MONO 8dB 1dB 0/6dB SWITCH Fig. 2-1. TV Audio Output 90µs (540µs) un-mute the output buffer. Such a period provides – 22 – CXA2125Q 2 35 PHONO_R RTV Scart Pin 2 40 560 LTV Optional ...
Page 23
... The user may connect an external attenuator which is a.c. coupled to the outputs will only be implemented when a minimal (ie zero VCR and AUX Audio Circuit MONO SWITCH Mute Fig. 2-2. VCR and AUX Audio Output – 23 – CXA2125Q 2 C write mode. ROUT1/2 34 Scart Pin 2 • 31 ...
Page 24
... EVF Vid_Switch 1 TV Vid_Switch 2 VCR Vid_Switch 3 AUX FBLK Vout4 Vout6 Vout5 on/off on/off on/off mono mono mono AUX VCR TV – 24 – CXA2125Q DATA4 A DATAn Write 0 TV Aud Z.C.D Mute Aud_Switch 1 TV Aud_Switch 2 VCR Aud_Switch 3 AUX FNC LOGIC Vout3 ...
Page 25
... At Pin 1, AV switch monitors the voltage of pin 8 from AUX scart, and records status. ZC Status: ZC Status = 1 indicates that zero cross condition has been achieved after the ZCD is turned on. P.O.D.: Power On Detect. P.O. when DIG_V approximately 5V Status P.O.D. FNC_AUX voltage rises above a threshold level of CC – 25 – CXA2125Q Read FNC_VCR ...
Page 26
... Bias Bias Vout6 Comment (CVBS/Y) VIN11 Digital encoder VIN12 Digital encoder VIN13 VCR VIN14 AUX VIN4 Digital encoder VIN15 TV VIN16 Analogue satellite Bias Video mute – 26 – CXA2125Q Comment Digital encoder Digital encoder VCR AUX Digital encoder TV Analogue satellite Video mute ...
Page 27
... The reduction of overall current consumption will depend on how many video outputs are turned off. After power on all video outputs are in the off state. Bits Comment Digital encoder Video mute VCR AUX Digital encoder TV Analogue satellite Video mute Bits – 27 – CXA2125Q ...
Page 28
... Fast Blanking I C Control In the CXA2125Q, there are three fast blanking inputs, one associated with the Digital Encoder input (FBLANK_IN1), one with the VCR RGB/CVBS input (FBLANK_IN2), and another associated with the AUX RGB/CVBS input (FBLANK_IN3). These can be selected by I blank pin output can be set to a constant means of the I states ...
Page 29
... External scart input 4:3 mode/(11V) Note) After power on output is internal TV mode ie the pin. FNC_TV CXA2125Q 2 C and is used to change the voltage on the function line to the TV. The Read Data8 b1/b3 b0/ > 10V > 4.5V < 7V < 2V Scart Pin 8 Fig. 5-1. TV Function Switch Output – 29 – CXA2125Q 10k ...
Page 30
... A single logical output pin is provided. This is controlled via the I Specification bit 0 = open collector/high output impedance bit 1 = Vsat (to 0.2V) Vmax at logic pin = 12V Imax during current sink = 1mA 2 C and is an open collector output. Open collector logic LOGIC outputs Logic cct. Fig. 6-1. Logic Output Interface – 30 – CXA2125Q ...
Page 31
... LTV, LOUT1, LOUT2 Lin1 Lin2 Lin3 Lin4 Lin5 Audio mute Audio mute Audio mute Volume Fine Control Gain 0dB –1dB –1dB –3dB –4dB –5dB –6dB –7dB Gain 0dB –8dB –16dB –24dB –32dB –40dB –48dB –56dB – 31 – CXA2125Q ...
Page 32
... TV Aud Mute Data 1 Bit 1 Data 7 Bit Note) After power on TV Mute and ZCD are set to 0. ZCD Data 1 Bit 0 RTV, LTV, Phono_R, Phono_L, Mono outputs 0 Un-mute immediately 1 Un-mute on next zero cross 0 Mute immediately 1 Mute on next zero cross – 32 – CXA2125Q ...
Page 33
... Stray capacitance on pins Vout1-8 must be kept to a minimum by placing loads as close to the pins as possible. 6) The supply voltage on pin 58 "V series diode or zener diode may be used to limit the voltage at this pin. an emitter follower or video line driver is required to be _12V" should not exceed +12V. If the supply has poor regulation then a CC – 33 – CXA2125Q ...
Page 34
... Typical audio output distortion Inputs RIN2 5/LIN2 selected 0.1 0.01 0.001 0.0001 0 Audio frequency characteristics Input = 0.3Vp-p 10k 100k 1M Frequency [Hz] Video frequency characteristics 10M 1M Frequency [Hz] – 34 – CXA2125Q 3.3 Input [Vrms] 10M 50M ...
Page 35
... SONY CODE EIAJ CODE JEDEC CODE 64PIN QFP(PLASTIC) 23.9 ± 0.4 + 0.4 20.0 – 0 0.15 2.75 – 0.15 0.4 – 0.1 M 0.2 PACKAGE STRUCTURE PACKAGE MATERIAL QFP-64P-L01 LEAD TREATMENT LEAD MATERIAL QFP064-P-1420 PACKAGE MASS – 35 – CXA2125Q + 0.1 0.15 – 0.05 0.15 + 0.2 0.1 – 0.05 + 0.35 0° to10° EPOXY RESIN SOLDER/PALLADIUM PLATING 42/COPPER ALLOY 1.5g ...