VT82C686B ETC-unknow, VT82C686B Datasheet - Page 101

no-image

VT82C686B

Manufacturer Part Number
VT82C686B
Description
Manufacturer
ETC-unknow
Datasheet
string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!"
I/O Offset 2D-2C - Global Control (GBL_CTL) ............ RW
Revision 1.71 June 9, 2000
15-12 Reserved
11
10
9
8
7
6
5
4
3
2
1
0
7HFKQRORJLHV ,QF
IDE Secondary Bus Power-Off
IDE Primary Bus Power-Off
Reserved
SMI Active (INSMI)
LID Triggering Polarity
THRM# Triggering Polarity
Battery Low Resume Disable
SMI Lock (SMIIG)
Wait for Halt / Stop Grant Cycle for CPUSTP#
Assertion
This bit works with Rx4C[7] of PCI configuration
space to control the start of CPUSTP# assertion.
Power Button Triggering Select
Set to zero to avoid the situation where PB_STS is set
to wake up the system then reset again by
PBOR_STS to switch the system into the soft-off
state.
BIOS Release (BIOS_RLS)
This bit is set by legacy software to indicate release
of the SCI/SMI lock.
hardware automatically sets the GBL_STS bit. This
bit is cleared by hardware when the GBL_STS bit
cleared by software.
Note that if the GBL_EN bit is set (bit-5 of the Power
Management Enable register at offset 2), then setting
this bit causes an SCI to be generated (because setting
this bit causes the GBL_STS bit to be set).
SMI Enable (SMI_EN)
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Disable ...................................................default
Enable
Disable ...................................................default
Enable
SMI Inactive...........................................default
SMI Active. If the SMIIG bit is set, this bit
needs to be written with a 1 to clear it before
the next SMI can be generated.
Rising Edge ............................................default
Falling Edge
Rising Edge ............................................default
Falling Edge
Enable resume ........................................default
Disable
BATLOW# is asserted
Disable SMI Lock
Enable SMI Lock (SMI low to gate for the
next SMI) ...............................................default
Don’t wait...............................................default
Wait
SCI/SMI generated by PWRBTN# rising edge
SCI/SMI generated by PWRBTN# low level
Disable all SMI generation.....................default
Enable SMI generation
........................................ always reads 0
........................................ always reads 0
.....................................................default
resume
Upon setting of this bit,
from
suspend
when
-95-
I/O Offset 2F - SMI Command (SMI_CMD) ................. RW
7-0
SMI Command
Writing to this port sets the SW_SMI_STS bit. Note
that if the SW_SMI_EN bit is set (see bit-6 of the
Global Enable register at offset 2Ah), then an SMI is
generated.
Power Management I/O-Space Registers
VT82C686B

Related parts for VT82C686B