VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 106/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
I/O Offset 02h – SMBus Host Control ............................. RW
7
Reserved
........................................ always reads 0
6
Start
........................................ always reads 0
0
Writing 0 has no effect ...........................default
1
Start Execution of Command
Writing a 1 to this bit causes the SMBus
controller host interface to initiate execution of
the command programmed in the SMBus
Command Protocol field (bits 4-2).
necessary registers should be programmed
prior to writing a 1 to this bit. The Host Busy
bit (SMBus Host Status Register bit-0) can be
used to identify when the SMBus controller
has completed command execution.
5-2
SMBus Command Protocol
0000 Quick Read or Write ..............................default
0001 Byte Read or Write
0010 Byte Data Read or Write
0011 Word Data Read or Write
0100 Process Call
0101 Block Read or Write
0110 I2C with 10-bit Address
0111 Reserved
1000 -reserved-
1001 -reserved-
1010 -reserved-
1011 -rreserved-
1100 I2C Process Call
1101 I2C Block
1110 I2C with 7-bit Address
1111 Universal
1
Kill Transaction in Progress
0
Normal host controller operation ...........default
1
Stop host transaction currently in progress.
Setting this bit also sets the FAILED status bit
(Host Status bit-4) and asserts the interrupt
selected by the SMB Interrupt Select bit
(Function 4 SMBus Host Configuration
Register RxD2[3]).
0
Interrupt Enable
0
Disable interrupt generation ...................default
1
Enable generation of interrupts on completion
of the current host transaction.
Revision 1.71 June 9, 2000
I/O Offset 03h – SMBus Host Command ........................ RW
7-0
SMBUS Host Command ..........................default = 0
This field contains the data transmitted in the
command field of the SMBus host transaction.
I/O Offset 04h – SMBus Host Address............................ RW
The contents of this register are transmitted in the address field
of the SMBus host transaction.
7-1
SMBUS Address .......................................default = 0
All
This field contains the 7-bit address of the targeted
slave device.
0
SMBUS Read or Write
0
Execute a WRITE command ................. default
1
Execute a READ command
I/O Offset 05h – SMBus Host Data 0 .............................. RW
The contents of this register are transmitted in the Data 0 field
of SMBus host transaction writes. On reads, Data 0 bytes are
stored here.
7-0
SMBUS Data 0..........................................default = 0
For Block Write commands, this field is programmed
with the block transfer count (a value between 1 and
32). Counts of 0 or greater than 32 are undefined.
For Block Read commands, the count received from
the SMBus device is stored here.
I/O Offset 06h – SMBus Host Data 1 .............................. RW
The contents of this register are transmitted in the Data 1 field
of SMBus host transaction writes. On reads, Data 1 bytes are
stored here.
SMBUS Data 1..........................................default = 0
7-0
I/O Offset 07h – SMBus Block Data ............................... RW
Reads and writes to this register are used to access the 32-byte
block data storage array. An internal index pointer is used to
address the array. It is reset to 0 by reads of the SMBus Host
Control register (I/O Offset 2) and incremented automatically
by each access to this register. The transfer of block data into
(read) or out of (write) this storage array during an SMBus
transaction always starts at index address 0.
SMBUS Block Data ..................................default = 0
7-0
-100-
System Management Bus I/O-Space Registers
VT82C686B