VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 25/128:

ISA Bus Interface (continued)

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Signal Name
RFSH#
IRQ0 / GPI10 / GPO10
/ GPIOC / CHAS / ATEST
IRQ1 / MSCK
IRQ3
IRQ4
IRQ5
IRQ6 / GPI4 / SLPBTN#
IRQ7
IRQ8# / GPI1
IRQ9
IRQ10
IRQ11
IRQ12 / MSDT
IRQ14
IRQ15
DRQ7 / GPI21,
DRQ6 / GPI20,
DRQ5 / GPI19,
DRQ3 / GPI18,
DRQ2 / FDCDRQ / SERIRQ
/ GPO24 / USBOC1#
DRQ1 / GPI17,
DRQ0 / GPI16
DACK7# / USBIRQB / GPO21
/ THRM#,
DACK6# / USBIRQA / GPO20,
DACK5# / MC97IRQ / GPO19
/ SERIRQ,
DACK3# / AC97IRQ / GPO18,
DACK2# / USBOC0# / GPO25
/ FDCIRQ
DACK1# / IDEIRQB / GPO17,
DACK0# / IDEIRQA / GPO16
TC
SPKR
SOE# (default pin function)
/ GPO13
/ MCCS#
Revision 1.71 June 9, 2000

ISA Bus Interface (continued)

Pin #
I/O
Signal Description
E3
IO
Refresh. Indicates when a refresh cycle is in progress. Also driven by 16-
bit ISA Bus masters to indicate a refresh cycle.
V14
I
Interrupt Request 0. (Rx77[3] = 1)
D5
I
Interrupt Request 1. (Rx5A[1] = 0) (used for external KBC interrupt)
G4
I
Interrupt Request 3. (typically used for COM2 serial port interrupt)
G3
I
Interrupt Request 4. (typically used for COM1 serial port interrupt)
G2
I
Interrupt Request 5.
G1
I
Interrupt Request 6. (typically used for FDC floppy ctrlr interrupt)
F5
I
Interrupt Request 7. (typically used for LPT parallel port interrupt)
W11
I
Interrupt Request 8 from ext RTC if int RTC disabled (Rx5A[2] = 0)
H4
I
Interrupt Request 9.
K3
I
Interrupt Request 10.
K4
I
Interrupt Request 11.
C5
I
Interrupt Request 12. (Rx5A[1] = 0)
L1
I
Interrupt Request 14. (typically used for IDE primary chan interrupt)
K5
I
Interrupt Request 15. (typically used for IDE secondary ch interrupt)
N4,
I
DMA Request. Used to request DMA services from the internal DMA
M5,
I
controller.
M1,
I
D3,
I
H3,
I
DRQ2: Rx68[3] = 0 & Rx75[3] = 1 & Rx75[1] = 0
See also Function 0 Rx77[7]
E2,
I
L3
I
N2,
O
Acknowledge. Used by the internal DMA controller to indicate that a
request for DMA service has been granted.
M3,
O
L4,
O
DACK5#: Rx77[7] = 0
D2,
O
G5,
O
DACK2#: Rx68[3] = 0 & Rx75[3] = 1 & Rx75[2] = 0
See also Function 0 Rx77[7], Rx77[3], and Rx58
E1,
O
L2
O
H1
O
Terminal Count. Terminal count indicator asserted to DMA slaves.
V5
O
Speaker Drive. Output of internal timer/counter 2.
U5
O
ISA Address (SA) Output Enable. Asserted low when ISA address (SA) is
valid (deasserted when SDD is valid) when SA and SDD are multiplexed on
SA pins 15-0 (i.e., when SPKR is strapped low to enable the audio interface
pins). SOE# is tied directly to the output enable of 74F245 transceivers that
buffer IDE Secondary Bus data and ISA-address (see SA pins for more
information).
-19-
VT82C686B
Pinouts