21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 121
122
Page 122
123
Page 123
124
Page 124
125
Page 125
126
Page 126
127
Page 127
128
Page 128
129
Page 129
130
Page 130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 126/164

Download datasheet (812Kb)Embed
PrevNext
21150
15.1.26
I/O Limit Address Upper 16 Bits Register—Offset 32h
This section describes the I/O limit address upper 16 bits register.
This register must be initialized by configuration software.
Dword address = 30h
Byte enable p_cbe_l<3:0> = 00xxb
Dword Bit
I/O limit address upper 16
31:16
bits <31:16>
15.1.27
Subsystem Vendor ID Register—Offset 34h
This section describes the subsystem vendor ID register.
Dword address = 34h
Byte enable p_cbe_l<3:0> = xx00b
Dword Bit
15:0
Subsystem vendor ID
15.1.28
ECP Pointer Register—Offset 34h
This section describes the ECP pointer register.
Dword address = 34h
Byte enable p_cbe_l<3:0> = 0000b
Dword Bit
7:0
ECP_PTR
31:8
Reserved
118
Name
R/W
Defines the upper 16 bits of a 32-bit top
address of an address range used by the
21150 to determine when to forward I/O
transactions from one interface to the other.
R/W
The I/O address range adheres to 4KB
alignment and granularity.
Reset value: 0.
Name
R/W
Provides a mechanism allowing add-in cards to
distinguish their cards from one another. The
21150 provides a writable subsystem vendor
R/W
ID that can be initialized during POST. This
register is only implemented in the 21150-AA.
Reset to 0.
Name
R/W
Enhanced Capabilities Port (ECP) offset
pointer. Reads as DCh in the 21150-AB and
later revisions to indicate that the first item,
R
which corresponds to the power management
registers, resides at that configuration offset.
This is a R/W register with no side effects in
the 21150-AA.
Reserved. The 21150-AB and later revisions
R
return 0 when read. This is a R/W register with
no side effects in the 21150-AA.
Description
Description
Description
Preliminary
Datasheet