21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 


Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 21/164:

Secondary Bus Arbitration Signals

Download datasheet (812Kb)Embed
PrevNext
Table 5.
Secondary PCI Bus Interface Signals (Sheet 3 of 3)
Signal Name
s_lock_l
s_perr_l
s_serr_l
2.3

Secondary Bus Arbitration Signals

Table 6
describes the secondary bus arbitration signals.
Table 6.
Secondary PCI Bus Interface Signals (Sheet 1 of 2)
Signal Name
s_req_l<8:0>
s_gnt_l<8:0>
Preliminary
Datasheet
Type
Description
Secondary PCI interface LOCK#. Signal s_lock_l is
deasserted during the first address phase of a transaction and
is asserted one clock cycle later by the 21150 when it is
propagating a locked transaction downstream. The 21150
STS
does not propagate locked transactions upstream. The 21150
continues to assert s_lock_l until the address phase of the
next locked transaction, or until the lock is released. When the
lock is released, s_lock_l is driven to a deasserted state for
one cycle and then is sustained by an external pull-up resistor.
Secondary PCI interface PERR#. Signal s_perr_l is asserted
when a data parity error is detected for data received on the
secondary interface. The timing of s_perr_l corresponds to
s_par driven one cycle earlier and s_ad driven two cycles
STS
earlier. Signal s_perr_l is asserted by the target during write
transactions, and by the initiator during read transactions.
When the secondary bus is idle, s_perr_l is driven to a
deasserted state for one cycle and then is sustained by an
external pull-up resistor.
Secondary PCI interface SERR#. Signal s_serr_l can be
driven low by any device except the 21150 on the secondary
bus to indicate a system error condition. The 21150 samples
I
s_serr_l as an input and conditionally forwards it to the primary
bus on p_serr_l. The 21150 does not drive s_serr_l. Signal
s_serr_l is pulled up through an external resistor.
Type
Description
Secondary PCI interface REQ#s. The 21150 accepts nine
request inputs, s_req_l<8:0>, into its secondary bus arbiter.
The 21150 request input to the arbiter is an internal signal.
Each request input can be programmed to be in either a high
priority rotating group or a low priority rotating group. An
asserted level on an s_req_l pin indicates that the
I
corresponding master wants to initiate a transaction on the
secondary PCI bus. If the internal arbiter is disabled (s_cfn_l
tied high), s_req_l<0> is reconfigured to be an external
secondary grant input for the 21150. In this case, an asserted
level on s_req_l<0> indicates that the 21150 can start a
transaction on the secondary PCI bus if the bus is idle.
Secondary PCI interface GNT#s. The 21150 secondary bus
arbiter can assert one of nine secondary bus grant outputs,
s_gnt_l<8:0>, to indicate that an initiator can start a
transaction on the secondary bus if the bus is idle. The
21150’s secondary bus grant is an internal signal. A
TS
programmable 2-level rotating priority algorithm is used. If the
internal arbiter is disabled (s_cfn_l tied high), s_gnt_l<0> is
reconfigured to be an external secondary bus request output
for the 21150. The 21150 asserts this signal whenever it wants
to start a transaction on the secondary bus.
21150
13