21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 


Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 23/164:

Reset Signals

Download datasheet (812Kb)Embed
PrevNext
Table 8.
Clock Signals (Sheet 2 of 2)
s_clk
s_clk_o<9:0>
2.6

Reset Signals

Table 9
describes the reset signals.
Table 9.

Reset Signals

Signal Name
1
bpcce
p_rst_l
s_rst_l
1.
For 21150-AB and later revisions only
Preliminary
Datasheet
Secondary interface PCI CLK. Provides timing for all
transactions on the secondary PCI bus. All secondary PCI
inputs are sampled on the rising edge of s_clk, and all
I
secondary PCI outputs are driven from the rising edge of
s_clk. Frequencies supported by the 21150 range from 0 MHz
to 33 MHz, or 0 MHz to 66 MHz for a 66 MHz capable 21150.
Secondary interface PCI CLK outputs. Signals s_clk_o<9:0>
are 10 clock outputs generated from the primary interface
clock input, p_clk. These clocks operate at the same
frequency of p_clk, or at half the p_clk frequency when the
primary bus frequency is 66 MHz and the secondary bus
frequency is 33 MHz.
O
When these clocks are used, one of the clock outputs must be
fed back to the secondary clock input, s_clk. Unused clock
outputs can be disabled by using the serial disable mask
mechanism using the gpio pins and msk_in or by writing the
secondary clock disable bits in configuration space; otherwise,
terminate them electrically.
Type
Description
Bus/power clock control management pin. When signal bpcce
is tied high, and when the 21150 is placed in the D3
state, it enables the 21150 to place the secondary bus in the
I
B2 power state. The 21150 disables the secondary clocks and
drives them to 0. When tied low, placing the 21150 in the D3
power state has no effect on the secondary bus clocks.
Primary PCI bus RST#. Signal p_rst_l forces the 21150 to a
known state. All register state is cleared, and all primary PCI
I
bus outputs are tristated. Signal p_rst_l is asynchronous to
p_clk.
Secondary PCI bus RST#. Signal s_rst_l is driven by the
21150 and acts as the PCI reset for the secondary bus. The
21150 asserts s_rst_l when any of the following conditions is
met:
• Signal p_rst_l is asserted.
• The secondary reset bit in the bridge control register in
configuration space is set.
• The chip reset bit in the diagnostic control register in
O
configuration space is set.
When the 21150 asserts s_rst_l, it tristates all secondary
control signals and drives zeros on s_ad, s_cbe_l, and s_par.
Signal s_rst_l remains asserted until p_rst_l is deasserted, the
gpio serial clock mask has been shifted in, and the secondary
reset bit is clear. Assertion of s_rst_l by itself does not clear
register state, and configuration registers are still accessible
from the primary PCI interface.
21150
power
hot
hot
15