21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 56/164

Download datasheet (812Kb)Embed
PrevNext
21150
If the 21150 is delivering posted write data when it terminates the transaction because the master
latency timer expires, it initiates another transaction to deliver the remaining write data. The
address of the transaction is updated to reflect the address of the current Dword to be delivered.
If the 21150 is prefetching read data when it terminates the transaction because the master latency
timer expires, it does not repeat the transaction to obtain more data.
4.8.2
Master Abort Received by the 21150
If the 21150 initiates a transaction on the target bus and does not detect DEVSEL# returned by the
target within five clock cycles of the 21150’s assertion of FRAME#, the 21150 terminates the
transaction with a master abort. The 21150 sets the received master abort bit in the status register
corresponding to the target bus.
For delayed read and write transactions, when the master abort mode bit in the bridge control
register is 0, the 21150returns TRDY# on the initiator bus and, for read transactions, returns
FFFF FFFFh as data.
When the master abort mode bit is 1, the 21150 returns target abort on the initiator bus. The 21150
also sets the signaled target abort bit in the register corresponding to the initiator bus.
Figure 13
shows a delayed write transaction that is terminated with a master abort.
48
Preliminary
Datasheet