21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 87/164

Download datasheet (812Kb)Embed
PrevNext
Parity error reported on target bus during posted write transaction (see previous section)
Delayed write data discarded after 2
Delayed read data cannot be transferred from target after 2
received)
Master timeout on delayed transaction
The device-specific p_serr_l status register reports the reason for the 21150’s assertion of p_serr_l.
Most of these events have additional device-specific disable bits in the p_serr_l event disable
register that make it possible to mask out p_serr_l assertion for specific events. The master timeout
condition has a SERR# enable bit for that event in the bridge control register and therefore does not
have a device-specific disable bit.
Preliminary
Datasheet
24
24
attempts to deliver (2
target retries received)
24
attempts (2
21150
24
target retries
79