PIC16F688

Manufacturer Part NumberPIC16F688
ManufacturerMicrochip Technology Inc.
PIC16F688 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
Page 11/202

Download datasheet (4Mb)Embed
PrevNext
TABLE 2-1:
PIC16F688 SPECIAL REGISTERS SUMMARY BANK 0
Addr
Name
Bit 7
Bit 6
Bank 0
00h
INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
01h
TMR0
Timer0 Module’s register
02h
PCL
Program Counter’s (PC) Least Significant Byte
03h
STATUS
IRP
RP1
04h
FSR
Indirect Data Memory Address Pointer
05h
PORTA
06h
Unimplemented
07h
PORTC
08h
Unimplemented
09h
Unimplemented
0Ah
PCLATH
0Bh
INTCON
GIE
PEIE
0Ch
PIR1
EEIF
ADIF
0Dh
Unimplemented
0Eh
TMR1L
Holding Register for the Least Significant Byte of the 16-bit TMR1
0Fh
TMR1H
Holding Register for the Most Significant Byte of the 16-bit TMR1
10h
T1CON
T1GINV
TMR1GE
T1CKPS1
11h
BAUDCTL
ABDOVF
RCIDL
12h
SPBRGH
USART Baud Rate High Generator
13h
SPBRG
USART Baud Rate Generator
14h
RCREG
USART Receive Register
15h
TXREG
USART Transmit Register
16h
TXSTA
CSRC
TX9
17h
RCSTA
SPEN
RX9
18h
WDTCON
19h
CMCON0
C2OUT
C1OUT
1Ah
CMCON1
1Bh
Unimplemented
1Ch
Unimplemented
1Dh
Unimplemented
1Eh
ADRESH
Most Significant 8 bits of the left shifted A/D result or 2 bits of right shifted result
1Fh
ADCON0
ADFM
VCFG
Legend:
– = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
Note
1:
Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
2:
MCLR and WDT Reset does not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the
mismatched exists.
© 2007 Microchip Technology Inc.
Bit 5
Bit 4
Bit 3
Bit 2
RP0
TO
PD
Z
RA5
RA4
RA3
RA2
RC5
RC4
RC3
RC2
Write Buffer for upper 5 bits of Program Counter
T0IE
INTE
RAIE
T0IF
RCIF
C2IF
C1IF
OSFIF
T1CKPS0
T1OSCEN
T1SYNC
TMR1CS
SCKP
BRG16
TXEN
SYNC
SENDB
BRGH
SREN
CREN
ADDEN
FERR
WDTPS3
WDTPS2
WDTPS1
WDTPS0
C2INV
C1INV
CIS
CM2
CHS2
CHS1
CHS0
GO/DONE
PIC16F688
Value on
Bit 1
Bit 0
Page
POR/BOR
20, 117
xxxx xxxx
45, 117
xxxx xxxx
19, 117
0000 0000
DC
C
13, 117
0001 1xxx
20, 117
xxxx xxxx
33, 117
RA1
RA0
--x0 x000
RC1
RC0
42, 117
--xx 0000
19, 117
---0 0000
(2)
INTF
RAIF
15, 117
0000 000x
TXIF
TMR1IF
17, 117
0000 0000
48, 117
xxxx xxxx
48, 117
xxxx xxxx
TMR1ON
51, 117
0000 0000
WUE
ABDEN
94, 117
01-0 0-00
95, 117
0000 0000
95, 117
0000 0000
87, 117
0000 0000
87, 117
0000 0000
TRMT
TX9D
92, 117
0000 0010
OERR
RX9D
93, 117
0000 000x
SWDTEN
124, 117
---0 1000
CM1
CM0
61, 117
0000 0000
T1GSS
C2SYNC
62, 117
---- --10
72, 117
xxxx xxxx
71, 117
ADON
00-0 0000
DS41203D-page 9