PIC16F688

Manufacturer Part NumberPIC16F688
ManufacturerMicrochip Technology Inc.
PIC16F688 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
Page 14/202

Download datasheet (4Mb)Embed
PrevNext
PIC16F688
TABLE 2-4:
PIC16F688 SPECIAL FUNCTION REGISTERS SUMMARY BANK 3
Addr
Name
Bit 7
Bit 6
Bank 3
180h
INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
181h
OPTION_REG
RAPU
INTEDG
182h
PCL
Program Counter’s (PC) Least Significant Byte
183h
STATUS
IRP
RP1
184h
FSR
Indirect Data Memory Address Pointer
185h
TRISA
186h
Unimplemented
187h
TRISC
188h
Unimplemented
189h
Unimplemented
18Ah
PCLATH
18Bh
INTCON
GIE
PEIE
18Ch
Unimplemented
18Dh
Unimplemented
190h
Unimplemented
191h
Unimplemented
192h
Unimplemented
193h
Unimplemented
194h
Unimplemented
195h
Unimplemented
196h
Unimplemented
19Ah
Unimplemented
19Bh
Unimplemented
199h
Unimplemented
19Ah
Unimplemented
19Bh
Unimplemented
19Ch
Unimplemented
19Dh
Unimplemented
19Eh
Unimplemented
19Fh
Unimplemented
Legend:
– = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
Note
1:
Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
2:
MCLR and WDT Reset does not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the
mismatched exists.
DS41203D-page 12
Bit 5
Bit 4
Bit 3
Bit 2
T0CS
T0SE
PSA
PS2
RP0
TO
PD
Z
TRISA5
TRISA4
TRISA3
TRISA2
TRISC5
TRISC4
TRISC3
TRISC2
Write Buffer for upper 5 bits of Program Counter
T0IE
INTE
RAIE
T0IF
Value on
Bit 1
Bit 0
Page
POR/BOR
20, 117
xxxx xxxx
PS1
PS0
14, 117
1111 1111
19, 117
0000 0000
DC
C
13, 117
0001 1xxx
20, 117
xxxx xxxx
TRISA1
TRISA0
33, 117
--11 1111
TRISC1
TRISC0
42, 117
--11 1111
19, 117
---0 0000
(2)
INTF
RAIF
15, 117
0000 000x
© 2007 Microchip Technology Inc.