K4T1G164QE-HCF7

Manufacturer Part NumberK4T1G164QE-HCF7
ManufacturerSamsung
K4T1G164QE-HCF7 datasheet
 


Specifications of K4T1G164QE-HCF7

Date_code10+  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
Page 20/45

Download datasheet (2Mb)Embed
PrevNext
K4T1G044QE
K4T1G084QE
K4T1G164QE
13.3 Timing Parameters by Speed Grade
(For information related to the entries in this table, refer to both the general notes and the specific notes following this table.)
Parameter
DQ output access time from CK/CK
DQS output access time from CK/CK
Average clock HIGH pulse width
Average clock LOW pulse width
CK half pulse period
Average clock period
DQ and DM input hold time
DQ and DM input setup time
Control & Address input pulse width for each input
DQ and DM input pulse width for each input
Data-out high-impedance time from CK/CK
DQS/DQS low-impedance time from CK/CK
DQ low-impedance time from CK/CK
DQS-DQ skew for DQS and associated DQ signals
DQ hold skew factor
DQ/DQS output hold time from DQS
DQS latching rising transitions to associated clock edges
DQS input HIGH pulse width
DQS input LOW pulse width
DQS falling edge to CK setup time
DQS falling edge hold time from CK
Mode register set command cycle time
MRS command to ODT update delay
Write postamble
Write preamble
Address and control input hold time
Address and control input setup time
Read preamble
Read postamble
Activate to activate command period for 1KB page size products tRRD
Activate to activate command period for 2KB page size products tRRD
DDR2-800
Symbol
min
max
tAC
-400
400
tDQSCK
-350
350
tCH(avg)
0.48
0.52
tCL(avg)
0.48
0.52
Min(tCL(abs),
Min(tCL(abs),
tHP
x
tCH(abs))
tCK(avg)
2500
8000
tDH(base)
125
x
tDS(base)
50
x
tIPW
0.6
x
tDIPW
0.35
x
tHZ
x
tAC(max)
tLZ(DQS)
tAC(min)
tAC(max)
tLZ(DQ)
2* tAC(min)
tAC(max)
2* tAC(min)
tDQSQ
x
200
tQHS
x
300
tQH
tHP - tQHS
x
tHP - tQHS
tDQSS
- 0.25
0.25
tDQSH
0.35
x
tDQSL
0.35
x
tDSS
0.2
x
tDSH
0.2
x
tMRD
2
x
tMOD
0
12
tWPST
0.4
0.6
tWPRE
0.35
x
tIH(base)
250
x
tIS(base)
175
x
tRPRE
0.9
1.1
tRPST
0.4
0.6
7.5
x
10
x
20 of 45
DDR2 SDRAM
DDR2-667
Units
Notes
min
max
-450
450
ps
40
-400
400
ps
40
0.48
0.52
tCK(avg)
35,36
0.48
0.52
tCK(avg)
35,36
x
ps
37
tCH(abs))
3000
8000
ps
35,36
175
x
ps
6,7,8,21,28,31
100
x
ps
6,7,8,20,28,31
0.6
x
tCK(avg)
0.35
x
tCK(avg)
x
tAC(max)
ps
18,40
tAC(min)
tAC(max)
ps
18,40
tAC(max)
ps
18,40
x
240
ps
13
x
340
ps
38
x
ps
39
-0.25
0.25
tCK(avg)
30
0.35
x
tCK(avg)
0.35
x
tCK(avg)
0.2
x
tCK(avg)
30
0.2
x
tCK(avg)
30
2
x
nCK
0
12
ns
32
0.4
0.6
tCK(avg)
10
0.35
x
tCK(avg)
275
x
ps
5,7,9,23,29
200
x
ps
5,7,9,22,29
0.9
1.1
tCK(avg)
19,41
0.4
0.6
tCK(avg)
19,42
7.5
x
ns
4,32
10
x
ns
4,32
Rev. 1.1 December 2008