PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 40/164

Download datasheet (3Mb)Embed
PrevNext
PIC16F684
4.2.4.5
RA4/AN3/T1G/OSC2/CLKOUT
Figure 4-5 shows the diagram for this pin. The RA4 pin
is configurable to function as one of the following:
• a general purpose I/O
• an analog input for the A/D
• a TMR1 gate input
• a crystal/resonator connection
• a clock output
FIGURE 4-5:
BLOCK DIAGRAM OF RA4
(3)
Analog
Input Mode
(1)
CLK
Modes
Data Bus
D
Q
WR
CK
Q
WPUA
RAPU
RD
WPUA
Oscillator
Circuit
OSC1
CLKOUT
Enable
F
/4
1
OSC
D
Q
0
WR
CK
Q
PORTA
CLKOUT
Enable
D
Q
INTOSC/
(2)
RC/EC
WR
CK
Q
TRISA
CLKOUT
Enable
RD
TRISA
Analog
Input Mode
RD
PORTA
D
Q
Q
D
WR
CK
Q
IOCA
EN
RD
IOCA
Q
D
EN
Interrupt-on-
Change
RD PORTA
To T1G
To A/D Converter
Note 1: CLK modes are XT, HS, LP, LPTMR1 and CLKOUT
Enable.
2: With CLKOUT option.
3: Analog Input mode comes from ANSEL.
DS41202C-page 38
4.2.4.6
RA5/T1CKI/OSC1/CLKIN
Figure 4-6 shows the diagram for this pin. The RA5 pin
is configurable to function as one of the following:
• a general purpose I/O
• a TMR1 clock input
• a crystal/resonator connection
• a clock input
FIGURE 4-6:
Data Bus
D
V
DD
WR
CK
WPUA
Weak
RD
WPUA
V
DD
D
WR
CK
PORTA
I/O PIN
D
WR
CK
TRISA
V
SS
RD
TRISA
RD
PORTA
D
WR
CK
IOCA
RD
IOCA
Q3
Interrupt-on-
Change
To TMR1 or CLKGEN
Note
1: Timer1 LP Oscillator enabled.
2: When using Timer1 with LP oscillator, the
Schmitt Trigger is bypassed.
Preliminary
BLOCK DIAGRAM OF RA5
INTOSC
Mode
(1)
TMR1LPEN
V
Q
DD
Weak
Q
RAPU
Oscillator
Circuit
OSC2
V
DD
Q
Q
I/O PIN
Q
Q
V
SS
INTOSC
Mode
(2)
Q
Q
D
Q
EN
Q3
Q
D
EN
RD PORTA
 2004 Microchip Technology Inc.